Skip to main content
Log in

A Novel Compact Model for On-Chip Vertically-Coiled Spiral Inductors

Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

A novel compact model for on-chip vertically coiled spiral inductors is presented. The vertical metal coils are modeled by a ladder network consisting of ideal inductors and resistors. The skin and proximity effects are taken into consideration. The capacitive parasitics between relevant metal layers are modeled. A method to analytically extract the model parameters is proposed. The model prediction shows excellent agreement between the data from both simulation and measurement over the frequency range of 0.1–66.1 GHz, for a vertically coiled spiral inductor manufactured in TSMC 90 nm RF CMOS technology.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4

References

  1. Chen H, Zhang H, Chung S, Kuo J, Wu T (2008) Accurate Systematic Model-Parameter Extraction for On-Chip Spiral Inductors. IEEE Trans Electron Devices 55(11):3267–3273

    Article  Google Scholar 

  2. Grover FW (1962) Inductance calculations. NewYork. Van Nostrand, NY

    Google Scholar 

  3. Horng T. S., Jau J. K., and Tsai Y. S., “Equivalent circuit for broadband modelling of on-chip spiral inductors up to millimeter-wave frequencies”, Electron Lett, 2005, 41(15), pp. 838–840.

  4. Kim B-K, Ko B-K, Lee K, Jeong J-W, Lee K-S, Kim S-C (1995) Monolithic planar RF inductor and waveguide structures on silicon with performance comparable to those in GaAs MMIC. Electron Devices Meeting IEDM Technical Digest International 717-720. doi:10.1109/IEDM.1995.499319

  5. Liu J, Sun L, Yu Z (2013) An accurate compact model for on-chip vertically-coiled transformers. IEEE Electron Device Letters 34(4):484–486

    Article  Google Scholar 

  6. Namba H, Hashimoto T, Furumiya M, (2011) On-chip vertically coiled solenoid inductors and transformers for RF SoC using 90 nm CMOS interconnect technology. Proc. IEEE Radio Frequency Integrated Circuits Symposium, June 2011. doi:10.1109/RFIC.2011.5940640

  7. Tsui HY, Lau J (2008) An on-chip vertical solenoid inductor design for multigigahertz CMOS RFIC. IEEE Trans Microwave Theory Tech 53(6):1883–1890

    Article  Google Scholar 

  8. Yin W, Xie J, Kang K, Shi J, Mao J, Sun X (2008) Vertical topologies of miniature multispiral stacked inductors. IEEE Trans Microwave Theory Tech 56(2):475–486

    Article  Google Scholar 

  9. Yu C, Lee D, Kim H, Park H, Lee K (2013) A 4.1–5.2 GHz LC VCO using a vertical solenoid inductor in 0.13 μm digital CMOS. Proc. IEEE New Circuits and Systems Conference, June 2013. doi:10.1109/NEWCAS.2013.6573603

  10. Yue CP, Wong SS (2000) Physical modeling of spiral inductors on silicon. IEEE Trans Electron Devices 47(3):560–568

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Tong Liu.

Additional information

Responsible Editor: S. Sindia

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Hou, B., Liu, T., Liu, J. et al. A Novel Compact Model for On-Chip Vertically-Coiled Spiral Inductors. J Electron Test 32, 649–652 (2016). https://doi.org/10.1007/s10836-016-5613-1

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-016-5613-1

Keywords

Navigation