Abstract
Glitches due to the secondary neutron particles from cosmic rays cause soft errors in integrated circuits (IC) that are becoming a major threat in modern sub 45nm ICs. Therefore, researchers have developed many techniques to mitigate the soft errors and some of them utilize the built in error detection schemes of low-power asynchronous null conventional logic (NCL). However, it requires extensive simulations and emulations for careful and complete analysis of the design, which can be costly, time consuming and cannot encompass all the possible input conditions. In this paper, we propose a framework to improve the soft error tolerant asynchronous pipelines by identifying and formally analyzing the vulnerable paths using the nuXmv model checker. The proposed framework translates the design behavior and specification into a state-space model and the potential vulnerabilities against soft errors in the pipeline as linear temporal logical (LTL) properties. These formally specified properties are then verified on the state-space model and in case of failure counterexamples are obtained. These counterexamples can then be further analyzed to obtain the soft error propagation paths and thus give insights about soft error tolerant approaches to the designers. For illustration, this work provides an analysis and comparison of three state-of-the-art asynchronous pipelines. Formal model and analysis of all the pipelines show that the soft error hardened pipeline is comparatively superior against soft errors but at the expense of almost two times area overhead.
Similar content being viewed by others
References
Baarir S, Braunstein C, Encrenaz E, Ilié J M, Mounier I, Poitrenaud D, Younes S (2011) Feasibility analysis for robustness quantification by symbolic model checking. Formal Methods in System Design 39(2):165–184. doi:10.1007/s10703-011-0121-5
Cavada R, Cimatti A, Dorigatti M, Griggio A, Mariotti A, Micheli A, Mover S, Roveri M, Tonetta S (2014) The nuxmv symbolic model checker. In: Computer aided verification. springer, p 334–342
Dill DL (1998) What’s between simulation and formal verification?. In: Dac, vol 98, pp 328–329
Fant K, Brandt S (1996) Null convention logictm: a complete and consistent logic for asynchronous digital circuit synthesis. In: Proceedings of International Conference on Application Specific Systems, Architectures and Processors, 1996. ASAP 96, , pp 261–273. doi:10.1109/ASAP.1996.542821
Fey G (2012) Mathematical and engineering methods in computer science: 7th international doctoral workshop, Memics 2011, Lednice, Czech Republic, october 14-16, 2011, revised selected papers. Springer Berlin Heidelberg, Berlin, Heidelberg, pp 47–56. chap Assessing System Vulnerability Using Formal Verification Techniques. doi:10.1007/978-3-642-25929-6_4
Fondazione Bruno Kessler and DISI-University of Trento (2016) The MathSAT 5 SMT Solver. http://mathsat.fbk.eu/
Gardiner K, Yakovlev A, Bystrov A (2007) A c-element latch scheme with increased transient fault tolerance for asynchronous circuits. In: On-Line Testing Symposium, 2007. IOLTS 07. 13th IEEE International, , pp 223–230. doi:10.1109/IOLTS.2007.5
Hamad G, Ait Mohamed O, Hasan S, Savaria Y (2012) Identification of soft error glitch-propagation paths: Leveraging sat solvers. In: IEEE International Symposium on Circuits and Systems (ISCAS), 2012, , pp 3258–3261. doi:10.1109/ISCAS.2012.6272020
Hamad G, Hasan S, Mohamed O, Savaria Y (2013) Investigating the impact of propagation paths and re-convergent paths on the propagation induced pulse broadening. In: 14th European Conference on Radiation and Its Effects on Components and Systems (RADECS), 2013, , pp 1–4 doi:10.1109/RADECS.2013.6937387
Hamad G, Hasan S, Mohamed O, Savaria Y (2014) Modeling, analyzing, and abstracting single event transient propagation at gate level. In: IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS), 2014, , pp 515–518 doi:10.1109/MWSCAS.2014.6908465
Hamad GB, Hasan SR, Mohamed OA, Savaria Y (2015) Characterizing, modeling, and analyzing soft error propagation in asynchronous and synchronous digital circuits. Microelectron Reliab 55(1):238–250. doi:10.1016/j.microrel.2014.09.025
Hasan SR, Savaria Y (2007) Crosstalk effects in event-driven self-timed circuits designed with 90nm cmos technology. In: 2007 IEEE International symposium on circuits and systems, IEEE, pp 629–632
Hauck S (1995) Asynchronous design methodologies: an overview. Proc IEEE 83(1):69–93. doi:10.1109/5.362752
Jang W, Martin A (2005) Seu-tolerant qdi circuits [quasi delay-insensitive asynchronous circuits]. In: 11th IEEE International Symposium on Asynchronous Circuits and Systems, 2005. ASYNC 2005. Proceedings, , pp 156–165. doi:10.1109/ASYNC.2005.30
Krautz U, Pflanz M, Jacobi C, Tast HW, Weber K, Vierhaus HT (2006) Evaluating coverage of error detection logic for soft errors using formal methods. In: Proceedings of the conference on design, automation and test in europe: proceedings, European Design and Automation Association, DATE ’06, pp 176–181
Kuang W, Zhao P, Yuan J, DeMara R (2010) Design of asynchronous circuits for high soft error tolerance in deep submicrometer cmos circuits. IEEE Trans Very Large Scale Integr VLSI Syst 18(3):410–422. doi:10.1109/TVLSI.2008.2011554
Kulikowski KJ, Karpovsky MG, Taubin A, Wang Z, Kulikowski A (2008) Concurrent fault detection for secure qdi asynchronous circuits. In: Workshop on dependable and secure nonocompeting, IEEE/IFIP DSN-2008, AK, USA
Lodhi F, Hasan O, Hasan S, Awwad F (2012) Modified null convention logic pipeline to detect soft errors in both null and data phases. In: IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS), 2012, , pp 402–405 doi:10.1109/MWSCAS.2012.6292042
Lodhi FK, Hasan SR, Hasan O, Awwad F (2016) Analyzing vulnerability of asynchronous pipeline to soft errors: Leveraging formal verification, National University of Sciences and Technology. http://save.seecs.nust.edu.pk/projects/AVAP_SE
Monnet Y, Renaudin M, Leveugle R (2004) Asynchronous circuits sensitivity to fault injection. In: On-Line Testing Symposium, 2004. IOLTS 2004. Proceedings. 10th IEEE International, , pp 121–126 doi:10.1109/OLT.2004.1319669
Monnet Y, Renaudin M, Leveugle R (2005) Asynchronous circuits transient faults sensitivity evaluation. In: Design Automation Conference, 2005. Proceedings. 42nd, , pp 863–868 doi:10.1109/DAC.2005.193936
Mukherjee S (2008) Architecture design for soft errors. Morgan kaufmann publishers inc, San francisco, CA, USA
Seshia SA, Li W, Mitra S (2007) Verification-guided soft error resilience. In: Proceedings of the conference on design, automation and test in europe, EDA consortium, san jose, CA, USA, DATE ’07, pp 1442–1447
Smith SC (2009) Designing asynchronous circuits using null convention logic (ncl). Synthesis Lectures on Digital Circuits and Systems 4(1):1–96. doi:10.2200/S00202ED1V01Y200907DCS023
van Berkel C, Josephs M, Nowick S (1999) Applications of asynchronous circuits. Proc IEEE 87(2):223–233. doi:10.1109/5.740016
Zhang G, Song W, Garside J, Navaridas J, Wang Z (2013) Transient fault tolerant qdi interconnects using redundant check code. In: Euromicro Conference on Digital System Design (DSD), 2013, , pp 3–10 doi:10.1109/DSD.2013.11
Zhang G, Song W, Garside J, Navaridas J, Wang Z (2014) Protecting {QDI} interconnects from transient faults using delay-insensitive redundant check codes. Microprocess Microsyst 38(8):826–842. doi:10.1016/j.micpro.2014.04.002
Zhou L, Smith SC, Di J (2015) Radiation hardened null convention logic asynchronous circuit design. Journal of Low Power Electronics and Applications 5(4):216–233
Zhou R, Chong KS, Gwee BH, Chang J (2011) Quasi-delay-insensitive compiler: Automatic synthesis of asynchronous circuits from verilog specifications. In: IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS) 2011, , pp 1–4 doi:10.1109/MWSCAS.2011.6026577
Author information
Authors and Affiliations
Corresponding author
Additional information
Responsible Editor: E. Amyeen
Rights and permissions
About this article
Cite this article
Lodhi, F.K., Hasan, S.R., Hasan, O. et al. Analyzing Vulnerability of Asynchronous Pipeline to Soft Errors: Leveraging Formal Verification. J Electron Test 32, 569–586 (2016). https://doi.org/10.1007/s10836-016-5619-8
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10836-016-5619-8