Skip to main content
Log in

A Routability-Aware Algorithm for Both Global and Local Interconnect Resource Test and Diagnosis of Xilinx SRAM-FPGAs

Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

With increasing scale of Field Programmable Gate Arrays (FPGAs), architecture of interconnect resources (IRs) in FPGA is becoming more and more complicated. IR testing plays an important role to guarantee correct functionality of FPGAs. Usually, architecture of Global IRs is regular, while architecture of Local IRs is more complicated compared to Global IRs. In the paper, a generic IR model revealing the connection relationships for both Global and Local IRs in Xilinx series FPGAs is studied. A routability-aware algorithm based on the generic IR model is also presented. Test configurations (TCs) can be automatically generated by the proposed algorithm. Thus, both Global and Local IRs can be tested with identical method. Further, the algorithm is generic and independent of type and size of FPGAs. The algorithm is evaluated in Virtex series FPGAs. Experimental results demonstrate that the routing algorithm is applicable to Virtex series FPGAs with higher IR coverage achieved.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12

Similar content being viewed by others

References

  1. Chmelar E (2004) Minimizing the number of test configurations for FPGAs. Proc ICCAD, 899–902

  2. Diestel R (2005) Graph theory, 3rd edn. Springer-Verlag, Heidelberg, New York

    MATH  Google Scholar 

  3. Du T, Ruan AW, Li P, Jie BR (2014) A bitstream readback based FPGA test and diagnosis system. Proc. 14th IEEE Int Symp Integrated Circ (ISIC), 592–595

  4. Giasson C, Sun X (2004) Modeling the interconnects of Xilinx virtex FPGAs and derivation of their test configurations. Proc. CCECE, 831–834

  5. Hsu CL, Chen TH (2009) Built-in self-test design for fault detection and fault diagnosis in SRAM-based FPGA. Proc Instrument Measure 58(7):2300–2315

    Article  Google Scholar 

  6. Kumar TN, Almurib HAF, Chin-Ee N (2013) Fine grain faults diagnosis of FPGA interconnect. Microprocess Microsyst 37(1):33–40

    Article  Google Scholar 

  7. Liu B, Lombardi F, Park N, Choi M (2004) Testing layered interconnection networks. IEEE Trans Comput 53(6):710–722

    Article  Google Scholar 

  8. Peng YL, Kwai DM, Chou YF, Wu CW (2014) Application-independent testing of 3-D field programmable gate array interconnect faults. IEEE Transa Very Large Scale Integrat Syst 22(2):207–219

    Article  Google Scholar 

  9. Pereira IG, Dias LA, Souza CP (2015) A shift-register based BIST architecture for FPGA global interconnect testing and diagnosis. J Electron Test: Theory and Applications 31:207–215

    Article  Google Scholar 

  10. Ruan AW, Jie BR, Wan L, Yang JH, Xiang CY, Zhu ZJ, Wang Y (2014) A bitstream readback-based automatic functional test and diagnosis method for xilinx FPGAs. Microelectron Reliab 54(8):1627–1635

    Article  Google Scholar 

  11. Ruan AW, Kang S, Wang Y, Han X, Zhu ZJ, Liao YB, Li P (2013) A Built-In Self-Test (BIST) system with non-intrusive TPG and ORA for FPGA test and diagnosis. IMicroelectron Reliabil 53(2):488–498

    Article  Google Scholar 

  12. Ruan AW, Yang JH, Wan L, Jie BR, Tian ZQ (2013) Insight into a genric interconnect resource model for xilinx virtex and spartan series FPGAs. IEEE Trans Circ Syst II, Express Briefs 60(11):801–805

    Google Scholar 

  13. Smith J, Xia T, Stroud C (2006) An automated BIST architecture for testing and diagnosing FPGA interconnect faults. J Electron Test: Theory and Applications 22(3):239–253

    Article  Google Scholar 

  14. Sun XL, Ogden K, Chan H, Trouborst P (2004) A novel FPGA local interconnect test scheme and automatic TC derivation/generation. J Syst Archit 50:267–280

    Article  Google Scholar 

  15. Tahoori MB (2011) High resolution application specific fault diagnosis of FPGAs. IEEE Trans Very Large Scale Integrat Syst 19(10):1775–1786

    Article  Google Scholar 

  16. Tahoori MB, Mitra S (2005) Application-independent testing of FPGA interconnects. IEEE Trans Comput-Aided Design Integrat Circ Syst 24(11):1774–1783

    Article  Google Scholar 

  17. Toutoundi S, Lai A (2002) FPGA test and coverage. Proc Int Test Conf, 599–607

  18. Yao J, Dixon B, Stroud C, Nelson V (2009) System-level built-in self-test of global routing resources in VIRTEX-4 FPGAs. Proc 41st Southeastern Sym Syst Theor, 29–33

  19. Zhu JF, Hu H, Wu D, Pan LY (2011) A cost-efficient self-configurable BIST technique for testing multiplexer-based FPGA interconnect. J Electron Test: Theory and Applications 27:647–655

    Article  Google Scholar 

Download references

Acknowledgments

This work was supported in part by the Shenzhen Development and Reform Commission under Grant JSGG20150511104613104.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Aiwu Ruan.

Additional information

Responsible Editor: V. D. Agrawal

Appendix

Appendix

BIST: built-in self-test

CLB: configurable logic block

DFF: D flip-flop

FPGA: field programmable gate array

IOB: input/output blocks

IR: interconnect resource

NDP: node disjoint path

PIP: programmable-interconnect-point

PUT: path under test

SM: switch matrix

TC: test configuration

TR: test responses

TV: test vector

WUT: wire segments-under-test

XDL: Xilinx design language

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Ruan, A., Huang, H., Wang, J. et al. A Routability-Aware Algorithm for Both Global and Local Interconnect Resource Test and Diagnosis of Xilinx SRAM-FPGAs. J Electron Test 32, 749–762 (2016). https://doi.org/10.1007/s10836-016-5622-0

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-016-5622-0

Keywords

Navigation