Abstract
The performance of the processor core depends on the configuration parameters and utilization of on-chip memory in multimedia applications such as image, video and audio processing. The design of the on-chip memory architecture is critical for power and area efficient design without compromising quality in data-intensive computing applications. This paper proposes a design of high speed, area, and energy efficient Static Segment On-Chip (SSOC) memory for error-tolerant applications. In this static segment method, n-bit data array is reduced by m-bit data array for significant value of input data to achieve balanced design metrics at the cost of accuracy. The proposed m-bit static segmentation algorithm is implemented and verified in Single Port Static Random Access Memory (SP SRAM) architecture for the approximate computing applications. From the overall simulation results, the proposed 4-bit SSOC SP SRAM design provides 49.02% area savings, 50.62% power reduction and 16.92% speed improvement at the cost of 0.64% Peak Signal to Noise Ratio (PSNR) and exhibits same visual quality in comparison with the existing 8-bit conventional on-chip SP SRAM design in the image processing applications.
Similar content being viewed by others
References
Ang SS, Constantinides GA, Luk W, Cheung PYK (2008) Custom parallel caching schemes for hardware accelerated image compression. J Real-Time Image Proc 3:289–302
Biedermann A, Molter HG (2010) Secure embedded systems. Springer-Verlag, Berlin Heidelberg
Breuer MA, Zhu H (2006) Error-tolerance and multi-media. Proc. of the International Conference on Intelligent Information Hiding and Multimedia Signal Processing. pp 521–524. https://doi.org/10.1109/IIH-MSP.2006.265055
Canny JF (1986) A computational approach to edge detection. IEEE Trans Pattern Anal Mach Intell 8(6):679–698
Christe SA, Vignesh M, Kandaswamy A (2011) An efficient FPGA implementation of MRI image filtering and tumor characterization using a Xilinx system generator. International Journal of VLSI Design and Communication Systems 2:95–109
Donald GB (2011) Design for Embedded Image Processing on FPGAs. Wiley, Singapore
DSstar (2004) RENESAS TECHNOLOGY DEVELOPS 90nm DUAL-PORTS RAM FOR SoC, TCI homepage.8
Esmaeilzadeh H, Sampson A, Ceze L, Burger D (2012) Neural Acceleration for General-Purpose Approximate Programs. Proc. of the 45th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO45), pp 449–460
Juurlink B, Langen P de (2004) Dynamic techniques to reduce memory traffic in embedded systems. Proc. of Conference on Computing Frontiers, pp 192–201
Khudia DS, Zamirai B, Samadi M, Mahlke S (2015) Rumba: An Online Quality Management System for Approximate Computing. Proc. of the 42nd Annual International Symposium on Computer Architecture (ISCA-42), pp 554–566
Memory System Design (2010) Embedded Design Handbook, Chapter7. Altera Corporation
Mulder JM, Quach NT, Flynn MJ (1991) An area model for on-Chip memories and its Applica- tion. IEEE J Solid State Circuits 26(2):98–106
Perri S, Corsonello P (2011) Efficient memory architecture for image processing. Int J Circuit Theory Appl 39:351–356
Samadi M, Lee J, Jamshidi DA, Hormati A, Mahlke S (2013) SAGE: Self-tuning Approximation for Graphics Engines. Proc. of the 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-46), pp 13–24
Samadi M, Jamshidi DA, Lee J, Mahlke SA (2014) Paraprox: Pattern-Based Approximation for Data Parallel Applications. Proc. of the 19th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XIX), pp 35–50
Sampson A, Dietl W, Fortuna E, Gnanapragasam D, Ceze L, Grossman D (2011) EnerJ: Approximate Data Types for Safe and General Low-Power Computation. Proc. of the 32nd ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI 2011), IEEE, pp 164–174
Sampson A, Nelson J, Strauss K, Ceze L (2013) Approximate Storage in Solid-State Memories. Proc. of the 46th Annual IEEE/ACM International Symposium on Micro architecture (MICRO-46), pp 25–36
San Miguel J, Albericio J, Moshovos A, Jerger NE (2015) Doppelganger: A Cache for Approximate Computing. Proc. of the 48th International Symposium on Microarchitecture (MICRO-48), pp 50–61
Sidiroglou-Douskos S, Misailovic S, Hoffmann H, Rinard M (2011) Managing Performance vs. Accuracy Trade-offs with Loop Perforation. Proc. of the 19th ACM SIGSOFT Symposium and the 13th European Conference on Foundations of Software Engineering (ESEC/FSE 2011), pp 124–134
Silva F, Magalhães W, Silveira J, Ferreira JM, Magalhães P, Lima OA, Marcon C (2017) Evaluation of multiple bit upset tolerant codes for NoCs buffering. Proc. 2017 IEEE 8th Latin American Symposium on Circuits and Systems (LASCAS), pp 1–4
Stone SS, Haldar JP, Tsao SC, Hwu W-MW, Sutton BP, Liang Z-P (2008) Accelerating advanced MRI reconstruction on GPUs. Proc. of the 5th International Conference on Computing Frontiers. https://doi.org/10.1145/1366230.1366274
Venkataramani S, Chippa VK, Chakradhar ST, Roy K, Raghunathan A (2013) Quality Programmable Vector Processors for Approximate Computing. Proc. of the 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-46), pp 1–12
You L, Qing HX (2008) A novel Area-efficient and full current-mode dual-port SRAM. Proc. of IEEE International Conference on Communications Circuits and Systems, pp 1079–1082
Author information
Authors and Affiliations
Corresponding author
Additional information
Responsible Editor: S. Sindia
Rights and permissions
About this article
Cite this article
Jothin, R., Vasanthanayaki, C. High Performance Static Segment On-Chip Memory for Image Processing Applications. J Electron Test 34, 389–404 (2018). https://doi.org/10.1007/s10836-018-5742-9
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10836-018-5742-9