Skip to main content
SpringerLink
Log in

Estimating Operational Age of an Integrated Circuit

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

Recycling of used ICs as new replacement parts in maintaining older electronic systems is a serious reliability concern. This paper presents a novel approach to estimate the operational age of CMOS chips by measuring IDDQ, the quiescent current from power supply or the total leakage current in steady state. This current decreases as the circuit ages, largely due to the increase in the magnitude of the PMOS transistor threshold voltage caused by negative bias temperature instability (NBTI). We exploit the fact that the impact of NBTI on an individual transistor depends upon the operational stress based upon the duration of its ON state. Novelty of our technique is a normalized difference, ΔI, computed from current measurements at two input test patterns and is proposed as a self referencing circuit age indicator. The first pattern is chosen such that its IDDQ is controlled by a large number of minimally stressed PMOS transistors; for the other the IDDQ is controlled by approximately equal number of highly stressed PMOS transistors. The difference between these two IDDQ values increases with the circuit age. This approach requires no hardware modification in the circuit and, hence, can be applied to legacy ICs. Simulation results show that we can reliably identify recycled ICs that have been used for as little as six months.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5

Similar content being viewed by others

References

  1. Acceptability of Electronic Components Distributed in the Open Market (2017). http://www.idofea.org/products/118-idea-std-1010b

  2. Al Tarawneh Z (2011) The Effects of Process Variations on Performance and Robustness of Bulk CMOS and SOI Implementations of C-Elements. Ph.D. Thesis, Newcastle University

  3. Alam M, Chowdhury S, Tehranipoor M, Guin U (2018) Robust, Low-Cost, and Accurate Detection of Recycled ICs using Digital Signatures. In: Proc. IEEE Int. Symposium on Hardware Oriented Security and Trust (HOST)

  4. Amrouch H, Mishra S, van Santen V, Mahapatra S, Henkel J (2017) Impact of BTI on dynamic and static power: From the physical to circuit level. In: Proc. IEEE International Reliability Physics Symposium (IRPS)

  5. Asadizanjani N, Dunn N, Gattigowda S, Tehranipoor M, Forte D (2016) A database for counterfeit electronics and automatic defect detection based on image processing and machine learning. In: Proceedings of the 42nd International Symposium for Testing and Failure Analysis. Texas, USA, pp 1–8

  6. Asadizanjani N, Tehranipoor M, Forte D (2017) Counterfeit electronics detection using image processing and machine learning. J Phys Conf Ser 787(1):012–023

    Google Scholar 

  7. Asenov A (2007) Simulation of statistical variability in nano MOSFETs. In: Proc. IEEE Symposium on VLSI Technology, pp 86–87

  8. Asenov A, Kaya S, Brown A R (2003) Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness. IEEE Trans Electron Dev 50(5):1254–1260

    Article  Google Scholar 

  9. Brglez F (1984) On Testability Analysis of Combinational Networks. In: Proc. International Symp. Circuits and Systems, pp 221–225

  10. Brglez F, Fujiwara H (June 1985) A Neutral Netlist of 10 Combinational Benchmark Circuits and a Targeted Translator in FORTRAN, Special Session on ATPG and Fault Simulation. In: Proc. 1985 IEEE Int. Symp. on Circuits and Systems (ISCAS’85), pp 663–698. Benchmark circuit netlists are available at http://www.pld.ttu.ee/~maksim/benchmarks/iscas85/

  11. Bushnell M L, Agrawal V D (2000) Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits. Springer

  12. Certification for Counterfeit Components Avoidance Program (2011). http://www.cti-us.com/pdf/CCAP101Certification.pdf

  13. Chakravarty S, Thadikaran P J (1997) Introduction to IDDQ testing. Springer

  14. Chandrakasan A P, Bowhill W J, Fox F (2000) Design of high-performance microprocessor circuits. Wiley-IEEE Press

  15. Chowdhury P, Guin U, Singh A D, Agrawal V D (2019) Two-pattern ΔIDDQ test for recycled IC detection. In: Proc. 32nd International Conference on VLSI Design, pp 82–87

  16. Christou A (1993) Electromigration and Electronic Device Degradation. Wiley, New York

    Google Scholar 

  17. DC Ultra: Concurrent Timing, Area, Power, and Test Optimization, https://www.synopsys.com/implementation-and-signoff/rtl-synthesis-test/dc-ultra.html

  18. Dogan H, Forte D, Tehranipoor M M (2014) Aging analysis for recycled FPGA detection. In: Proc. IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), pp 171–176

  19. Gattiker A E, Maly W (1997) Current Signatures: Application. In: Proc. International Test Conference, pp 156–165

  20. Ghosh P, Chakraborty R S (2017) Counterfeit ic detection by image texture analysis. In: Proc. Euromicro Conference on Digital System Design (DSD). IEEE, pp 283–286

  21. Ghosh P, Chakraborty R S (2018) Recycled and remarked counterfeit integrated circuit detection by image processing based package texture and indent analysis. IEEE Trans Ind Inf 15(4):1966–1974

    Article  Google Scholar 

  22. Goldsein L H (September 1979) Controllability/Observability Analysis of Digital Circuits. IEEE Trans Circ Syst CAS-26(9):685–693

    Article  Google Scholar 

  23. Guin U, Asadizanjani N, Tehranipoor M (2019) Standards for hardware security. GetMobile: Mob Comput Commun 23(1):5–9

    Article  Google Scholar 

  24. Guin U, DiMase D, Tehranipoor M (2014) A Comprehensive Framework for Counterfeit Defect Coverage Analysis and Detection Assessment. J Electron Test 30(1):25–40

    Article  Google Scholar 

  25. Guin U, DiMase D, Tehranipoor M (2014) Counterfeit Integrated Circuits: Detection, Avoidance, and the Challenges Ahead. J Electron Test 30(1):9–23

    Article  Google Scholar 

  26. Guin U, Forte D, Tehranipoor M (2016) Design of Accurate Low-Cost On-Chip Structures for Protecting Integrated Circuits Against Recycling. IEEE Trans Very Large Scale Integr (VLSI) Syst 24(4):1233–1246

    Article  Google Scholar 

  27. Guin U, Huang K, DiMase D, Carulli J M, Tehranipoor M, Makris Y (2014) Counterfeit integrated circuits: A rising threat in the global semiconductor supply chain. Proc IEEE 102(8):1207–1228

    Article  Google Scholar 

  28. Guin U, Zhang X, Forte D, Tehranipoor M (2014) Low-cost On-Chip Structures for Combating Die and IC Recycling. In: Proc. of ACM/IEEE Design Automation Conference

  29. Gulati R K, Hawkins C F (eds.) (1993) IDDQ Testing of VLSI Circuits. Springer

  30. Guo Z, Rahman M T, Tehranipoor M M, Forte D (2016) A zero-cost approach to detect recycled SoC chips using embedded SRAM. In: Proc. IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp 191–196

  31. G-19A Test Laboratory Standards Development Committee (2016) Test Methods Standard; General Requirements, Suspect/Counterfeit, Electrical, Electronic, and Electromechanical Parts. https://saemobilus.sae.org/content/as6171

  32. G-19CI Continuous Improvement (2009) Counterfeit Electronic Parts; Avoidance, Detection, Mitigation, and Disposition. https://saemobilus.sae.org/content/as5553

  33. He K, Huang X, Tan S X D (2015) EM-based on-chip aging sensor for detection and prevention of counterfeit and recycled ICs. In: Proc. IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp 146–151

  34. Hofmann K, Reisinger H, Ermisch K, Schlünder C, Gustin W, Pompl T, Georgakos G, von Arnim K, Hatsch J, Kodytek T et al (2010) Highly accurate product-level aging monitoring in 40nm CMOS. In: Proc. Symposium on VLSI Technology, pp 27–28

  35. Huang K, Carulli JM, Makris Y (2012) Parametric counterfeit IC detection via Support Vector Machines. In: Proc. International Symposium on Fault and Defect Tolerance in VLSI Systems, pp 7–12

  36. IHS iSuppli (2011) Top 5 Most Counterfeited Parts Represent a $169 Billion Potential Challenge for Global Semiconductor Market. http://press.ihs.com/press-release/design-supply-chain/top-5-most-counterfeited-parts-represent-169-billion-potential-cha

  37. Keane J, Wang X, Persaud D, Kim C H (2010) An all-in-one silicon odometer for separately monitoring HCI, BTI, and TDDB. IEEE J Solid-State Circ 45(4):817–829

    Article  Google Scholar 

  38. Kiamehr S, Amouri A, Tahoori M B (2011) Investigation of NBTI and PBTI induced aging in different LUT implementations. In: Proc. International Conference on Field-Programmable Technology, pp 1–8

  39. Kim N S, Austin T, Baauw D, Mudge T, Flautner K, Hu J S, Irwin M J, Kandemir M, Narayanan V (2003) Leakage current: Moore’s law meets static power. Computer 36(12):68–75

    Article  Google Scholar 

  40. Kim T-H, Persaud R, Kim CH (2008) Silicon odometer: An on-chip reliability monitor for measuring frequency degradation of digital circuits. IEEE J Solid-State Circ 43(4):874–880

    Article  Google Scholar 

  41. Kuhn K J, Giles M D, Becher D, Kolar P, Kornfeld A, Kotlyar R, Ma S T, Maheshwari A, Mudanai S (2011) Process Technology Variation. IEEE Trans Electron Dev 58(8):2197–2208

    Article  Google Scholar 

  42. Kuhn K, Kenyon C, Kornfeld A, Liu M, Maheshwari A, Shih W-, Sivakumar S, Taylor G, VanDerVoorn P, Zawadzki K (2008) Managing Process Variation in Intel’s 45nm CMOS Technology. Intel Technol J 12(2)

  43. Maxwell P, O’Neill P, Aitken R, Dudley R, Jaarsma N, Quach M, Wiseman D (1999) Current Ratios: A Self-scaling Technique for Production IDDQ Testing. In: Proc. International Test Conference, pp 738–746

  44. Miller M, Meraglia J, Hayward J (2012) Traceability in the age of globalization: A proposal for a marking protocol to assure authenticity of electronic parts. In: Proc. SAE Aerospace Electronics and Avionics Systems Conference

  45. Parker K P, McCluskey E J (June 1975) Probabilistic Treatment of General Combinational Networks. IEEE Trans Comput C-24(6):668–670

    Article  MathSciNet  Google Scholar 

  46. Physical Verification: Using IC Validator, https://www.synopsys.com/implementation-and-signoff/physical-verification.html

  47. Powell T J, Pair J, John M S, Counce D (2000) Delta Iddq for Testing Reliability. In: Proc. 18th IEEE VLSI Test Symposium (VTS), Montreal, pp 439–443

  48. Predictive Technology Model (PTM), http://ptm.asu.edu/

  49. Rajsuman R (2000) Iddq testing for CMOS VLSI. Proc IEEE 88(4):544–568

    Article  Google Scholar 

  50. Rao L, Bushnell M L, Agrawal V D (November 2007) Graphical IDDQ Signatures Reduce Defect Level and Yield Loss. IEEE Trans Very Large Scale Integr (VLSI) Syst 15(11):1245–1255

    Article  Google Scholar 

  51. Rao R, Srivastava A, Blaauw D, Sylvester D (2003) Statistical estimation of leakage current considering inter-and intra-die process variation. In: Proc. International Symposium on Low Power Electronics and Design, pp 84–89

  52. Reddy V, Krishnan A T, Marshall A, Rodriguez J, Natarajan S, Rost T, Krishnan S (2005) Impact of negative bias temperature instability on digital circuit reliability. Microelectron Reliab 25 (1):31–38

    Article  Google Scholar 

  53. Sabade S S, Walker D M H (April 2004) IDDX-based Test Methods: A Survey. ACM Trans Des Autom Electron Syst 9(2):159–198

    Article  Google Scholar 

  54. SAE Counterfeit Defect Coverage Tool, http://cdctool.sae.org/

  55. Saneyoshi E, Nose K, Mizuno M (2010) A precise-tracking NBTI-degradation monitor independent of NBTI recovery effect. In: IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp 192–193

  56. Savir J, Ditlow G S, Bardell P H (January 1984) Random Pattern Testability. IEEE Trans Comput C-33(1):79–90

    Article  Google Scholar 

  57. Schroder D K (2007) Negative bias temperature instability: What do we understand?. Microelectron Reliab 47(6):841–852

    Article  Google Scholar 

  58. Schroder D K, Babcock J A (2003) Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing. J Appl Phys 94(1):1–18

    Article  Google Scholar 

  59. Seth S C, Agrawal V D (1989) A New Model for Computation of Probabilistic Testability in Combinational Circuits. Integr Vlsi J 7:49–75

    Article  Google Scholar 

  60. Shahbazmohamadi S, Forte D, Tehranipoor M (2014) Advanced physical inspection methods for counterfeit ic detection. In: ISTFA 2014: Conference Proceedings from the 40th International Symposium for Testing and Failure Analysis. ASM International , pp 55

  61. Shin C, Sun X, Liu T-J K (2009) Study of random-dopant-fluctuation (RDF) effects for the trigate bulk MOSFET. IEEE Trans Electron Dev 56(7):1538–1542

    Article  Google Scholar 

  62. Stathis J H, Wang M, Zhao K (2010) Reliability of advanced high-k/metal-gate n-FET devices. Microelectron Reliab 50(9-11):1199–1202

    Article  Google Scholar 

  63. Synopsys 32/28nm Generic Library for Teaching IC Design, https://www.synopsys.com/community/university-program/teaching-resources.html

  64. Takeda E, Nakagome Y, Kume H, Suzuki N, Asai SHOJIRO (1983) Comparison of characteristics of n-channel and p-channel MOSFET’s for VLSI’s. IEEE Trans Electron Dev 30(6):675–680

    Article  Google Scholar 

  65. Tehranipoor M M, Guin U, Forte D (2015) Counterfeit Integrated Circuits: Detection and Avoidance. Springer

  66. Thibeault C (1997) A Novel Probabilistic Approach for IC Diagnosis Based on Differential Quiescent Current Signatures. In: Proc. 15th IEEE VLSI Test Symposium, pp 80–85

  67. Tudor B, Wang J, Liu W, Elhak H (2011) MOS device aging analysis with HSPICE and Customsim. Synopsys, White Paper

  68. VCS: Industry’s Highest Performance Simulation Solution, https://www.synopsys.com/verification/simulation/vcs.html

  69. Wang W, Reddy V, Yang B, Balakrishnan V, Krishnan S, Cao Y (2008) Statistical prediction of circuit aging under process variations. In: Proc. Custom Integrated Circuits Conference (CICC), pp 13–16

  70. Weste NHE, Harris D (2015) CMOS VLSI design: a circuits and systems perspective. Pearson Education India

  71. Yeo Y-C, King T-J, Hu C (2003) MOSFET gate leakage modeling and selection guide for alternative gate dielectrics based on leakage considerations. IEEE Trans Electron Dev 50(4):1027–1035

    Article  Google Scholar 

  72. Zafar S, Kim Y, Narayanan V, Cabral C, Paruchuri V, Doris B, Stathis J, Callegari A, Chudzik M (2006) A comparative study of NBTI and PBTI (charge trapping) in SiO2/HfO2 stacks with FUSI, TiN, Re gates. In: Symposium on VLSI Technology, Digest of Technical Papers, pp 23–25

  73. Zhang X, Tehranipoor M (2014) Design of on-chip lightweight sensors for effective detection of recycled ICs. IEEE Trans Very Large Scale Integr (VLSI) Syst 22(5):1016–1029

    Article  Google Scholar 

  74. Zhang X, Tuzzio N, Tehranipoor M (2012) Identification of recovered ICs using fingerprints from a light-weight on-chip sensor. In: Proc. IEEE-ACM Design Automation Conference

  75. Zhang X, Xiao K, Tehranipoor M (2012) Path-delay fingerprinting for identification of recovered ics. In: Proc. IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), pp 13–18

  76. Zheng Y, Basak A, Bhunia S (2014) CACI: Dynamic current analysis towards robust recycled chip identification. In: Proceedings of the 51st Annual Design Automation Conference, pp 1–6

  77. Zheng Y, Wang X, Bhunia S (2015) SACCI: Scan-based characterization through clock phase sweep for counterfeit chip detection. IEEE Trans Very Large Scale Integr (VLSI) Syst 23(5):831–841

    Article  Google Scholar 

Download references

Acknowledgments

This work was supported in parts by the National Science Foundation Grant CNS-1755733 and CCF-1527049.

Author information

Authors and Affiliations

  1. Department of Electrical and Computer Engineering, University of Texas at Dallas, Richardson, TX, 75080, USA

    Prattay Chowdhury

  2. Department of Electrical and Computer Engineering, Auburn University, Auburn, AL, 36849, USA

    Ujjwal Guin, Adit D. Singh & Vishwani D. Agrawal

Authors
  1. Prattay Chowdhury
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Ujjwal Guin
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Adit D. Singh
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Vishwani D. Agrawal
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Ujjwal Guin.

Additional information

Responsible Editor: N. Karimi

Publisher’s Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Chowdhury, P., Guin, U., Singh, A.D. et al. Estimating Operational Age of an Integrated Circuit. J Electron Test 37, 25–40 (2021). https://doi.org/10.1007/s10836-021-05927-3

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-021-05927-3

Keywords

Search

Navigation