Skip to main content
Log in

An Embedded Microprocessor for Intelligent Control

  • Published:
Journal of Intelligent and Robotic Systems Aims and scope Submit manuscript

Abstract

The conventional approach for the implementation of the knowledge base of a planning agent, on an intelligent embedded system, is solely of software nature. It requires the existence of a compiler that transforms the initial declarative logic program, specifying the knowledge base, to its equivalent procedural one, to be programmed to the embedded system’s microprocessor. This practice increases the complexity of the final implementation (the declarative to sequential transformation adds a great amount of software code for simulating the declarative execution) and reduces the overall system’s performance (logic derivations require the use of a stack and a great number of jump instructions for their evaluation). The design of specialized hardware implementations, which are only capable of supporting logic programs, in an effort to resolve the aforementioned problems, introduces limitations in their use in applications where logic programs need to be intertwined with traditional procedural ones in a desired application. In this paper, we exploit HW/SW codesign methods to present a microprocessor, capable of supporting hybrid applications using both programming approaches. We take advantage of the close relationship between attribute grammar (AG) evaluation and knowledge engineering methods to present a programmable hardware parser that performs logic derivations and combine it with an extension of a conventional RISC microprocessor that performs the unification process to report the success or failure of logic derivations. The extended RISC microprocessor is still capable of executing conventional procedural programs, thus hybrid applications can be implemented. The presented implementation increases the performance of logic derivations for the control inference process (experimental analysis yields an approximate 1000% – 10 times increase in performance) and reduces the complexity of the final implemented code through the introduction of an extended C language called C-AG that simplifies the programming of hybrid procedural-declarative applications.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. A high performance OR-parallel Prolog system, PhD Thesis, The Royal Institute of Technology, Stockholm, March 1992.

  2. Ait-Kaci, H.: Warren’s Abstract Machine: A Tutorial Reconstruction, MIT Press, New York, 1991 (out of print); available at: http://www.isg.sfu.ca/~hak/documents/wam.html.

    Google Scholar 

  3. Chen, H. and Chen, X.: Shape recognition using VLSI architecture, Internat. J. Pattern Recognition Artificial Intelligence (1993).

  4. Chiang, Y. T. and Fu, K. S.: Parallel parsing algorithms and VLSI implementation for syntactic pattern recognition, IEEE Trans. Pattern Anal. Mach. Intelligence 7 (1984).

  5. Commun. ACM 36(3) (1993).

  6. Deransart, P. and Maluszynski, J.: A Grammatical View of Logic Programming, MIT Press, Cambridge, MA, 1993.

    Google Scholar 

  7. Floyd, R. W.: The syntax of programming languages – A survey, IEEE Trans. Electr. Comp. 13(4) (1964).

  8. Gupta, G., Pontelli, E., Ali, K. A. M., Carlsson, M., and Hermenegildo, M. V.: Parallel execution of Prolog programs: A survey, J. Programming Languages Systems 23(4) (2001), 472–602.

    Google Scholar 

  9. Jourdan, M., Parigot, D., Julie, C., Durin, O., and Le Bellec, C.: Design, implementation and evaluation of the FNC-2 attribute grammar system, in: Proc. of the ACM SIGPLAN90 Conf. on Programming Languages, Design and Implementation, ACM Press, New York, 1990, pp. 209–222.

    Google Scholar 

  10. Panayiotopoulos, T., Papakonstantinou, G., and Sgouros, N.: An attribute grammar interpreter for inexact reasoning, Inform. Software Technology 32(5) (1989).

  11. Papakonstantinou, G. and Kontos, J.: Knowledge represantation with attribute grammars, Computer J. 29(3) (1986), 241–245.

    Google Scholar 

  12. Papakonstantinou, G., Moraitis, C., and Panayiotopoulos, T.: An attribute grammar interpreter as a knowledge engineering tool, Angewandte Informatik 9(86) (1986), 382–388.

    Google Scholar 

  13. Patterson, D. A. and Henessey, J. L.: Computer Organization and Design: The Hardware/Software Interface, MK Publishers, 1998.

  14. Pavlatos, C., Panagopoulos, I., and Papakonstantinou, G.: Knowledge representation using the Earley’s parsing algorithm, to be presented in: SETN04, Samos, Greece.

  15. Pereira, F. C. N. and Warren, D. H. D.: Definite clause grammars for language analysis – A survey of the formalism and comparison with augmented transition networks, J. Artificial Intelligence 13 (1981), 231–278.

    Google Scholar 

  16. Russel, S. and Norvig, P.: Artificial Intelligence, a Modern Approach, Prentice-Hall, Englewood Cliffs, NJ, 1995.

    Google Scholar 

  17. Tokuda, T. and Watanabe, Y.: An attribute evaluation of context-free languages, Inform. Processing Lett. 52(2) (1994), 91–98.

    Google Scholar 

  18. Tzafestas, S. G.: Knowledge Based System Diagnosis, Supervision and Control, Plenum, New York, 1989.

    Google Scholar 

  19. Vahid, F. and Givargis, T.: Embedded System Design: A Unified Hardware/Software Introduction, Wiley, New York, 2002.

    Google Scholar 

  20. Voliotis, C., Papakonstantinou, G., and Kontos, J.: Attribute grammar based modeling of concurrent contraint logic programming, Internat. J. Artificial Intelligence Tools 4(3) (1996), 383–411.

    Google Scholar 

  21. Waite, W. M.: Beyond LEX and YACC: How to generate the whole compiler, Technical Report, Boulder, CO, 1993.

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Ioannis Panagopoulos.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Panagopoulos, I., Pavlatos, C. & Papakonstantinou, G. An Embedded Microprocessor for Intelligent Control. J Intell Robot Syst 42, 179–211 (2005). https://doi.org/10.1007/s10846-004-4107-z

Download citation

  • Received:

  • Revised:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10846-004-4107-z

Keywords

Navigation