Skip to main content
SpringerLink
Log in

Study on versatile video coding multiple transform selection of hardware architecture based on FPGA

  • Published:
Multimedia Tools and Applications Aims and scope Submit manuscript

Abstract

The new generation of video coding standard, Versatile Video Coding (VVC), reduces the code stream by 50% at the cost of huge computational complexity by comparison with High Efficiency Video Coding standard (HEVC), especially in the transform module. In order to alleviate the high computational complexity of VVC multiple transform selection (MTS) algorithm, a new high-performance VVC MTS hardware architecture based on field programmable gate array (FPGA) is proposed. In this paper, a pipelined MTS processor architecture is able to efficiently perform the one-dimensional (1-D) transform from 4 × 4 to 64 × 64 residual blocks. The architecture design takes advantages of parallel computing and time-division multiplexing to increase the reuse rate of hardware architecture and further enhance the speed performance. The proposed implementation in Intel’s Stratix 10 FPGA can reach the maximum operational frequency of 366 MHz. The 1-D MTS processor is able to process 44 fps@7680 × 4320 and greatly reduces the computational complexity of transformation in encoding and decoding.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8

Similar content being viewed by others

Data availability

Not applicable.

References

  1. Algorithm Description of Joint Exploration Test Model 7(JEM7) MPEG document N17055, Joint Video Exploration Team (JVET) of ITU-T VCEG (Q6/16) and ISO/IEC MPEG (JTC 1/SC 29/WG 11), Geneva, Switzerland (2017)

  2. Ben Jdidia S, Kammoun A, Belghith F, Masmoudi N (2017) Hardware implementation of 1-D 8-point adaptive multiple transform in post-HEVC standard. 2017 18th International Conference on Sciences and Techniques of Automatic Control and Computer Engineering (STA), Monastir, pp 146–151. https://doi.org/10.1109/STA.2017.8314921

  3. Chhabra P, Garg NK, Kumar M (2020) Content-based image retrieval system using ORB and SIFT features. Neural Comput Appl 32:2725–2733

    Article  Google Scholar 

  4. Fan Y, Zeng Y, Sun H, Katto J, Zeng X (2020) A pipelined 2D Transform architecture supporting mixed block sizes for the VVC standard. IEEE Trans Circuits Syst Video Technol 30(9):3289–3295. https://doi.org/10.1109/TCSVT.2019.2934752

  5. Farhat I, Hamidouche W, Grill A, Menard D, Déforges O (2020) Lightweight hardware implementation of VVC Transform block for ASIC decoder. ICASSP 2020–2020 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), pp 1663–1667. https://doi.org/10.1109/ICASSP40776.2020.9054281

  6. Garrido MJ, Pescador F, Chavarrías M, Lobo PJ, Sanz C (2018) A high performance FPGA-based architecture for the future video coding adaptive multiple core transform. IEEE Trans Consum Electron 64(1):53–60. https://doi.org/10.1109/TCE.2018.2812459

  7. Garrido MJ, Pescador F, Chavarrías M, Lobo PJ, Sanz C (2019) A 2-D multiple transform processor for the versatile video coding standard. IEEE Trans Consum Electron 65(3):274–283. https://doi.org/10.1109/TCE.2019.2913327

  8. Garrido MJ, Pescador F, Chavarrías M, Lobo PJ, Sanz C, Paz P (2020) An FPGA-based architecture for the versatile video coding multiple transform selection core. IEEE Access 8:81887–81903. https://doi.org/10.1109/ACCESS.2020.2991299

  9. High Efficiency Video Coding (HEVC), Part 2, MPEG-H Standard 23008-2 (2013)

  10. Kammoun A, Ben Jdidia S, Belghith F, Hamidouche W, Nezan JF, Masmoudi N (2018) An optimized hardware implementation of 4-point adaptive multiple transform design for post-HEVC. 2018 4th International Conference on Advanced Technologies for Signal and Image Processing (ATSIP), Sousse, Tunisia, pp 1–6. https://doi.org/10.1109/ATSIP.2018.8364448

  11. Kammoun W, Hamidouche F, Belghith J, Nezan Masmoudi N (2018) Hardware design and implementation of adaptive multiple transforms for the versatile video coding standard. IEEE Trans Consum Electron 64(4):424–432. https://doi.org/10.1109/TCE.2018.2875528

  12. Kammoun A et al (2020) Forward-inverse 2D hardware implementation of approximate transform core for the VVC standard. IEEE Trans Circuits Syst Video Technol 30(11):4340–4354. https://doi.org/10.1109/TCSVT.2019.2954749

  13. Mert AC, Kalali E, Hamzaoglu I (2017) High performance 2D transform hardware for future video coding. IEEE Trans Consum Electron 63(2):117–125. https://doi.org/10.1109/TCE.2017.014862

    Article  Google Scholar 

  14. Nguyen T, Bross B, Keydel P, Schwarz H, Marpe D, Wiegand T (2019) Extended transform skip mode and fast multiple transform set selection in VVC. 2019 Picture Coding Symposium (PCS), Ningbo, China, pp 1–5. https://doi.org/10.1109/PCS48520.2019.8954540

  15. Working Draft 4 of Versatile Video Coding, document JVET M1001-v7, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC (JTC 1/SC 29/WG 11) (2019)

Download references

Funding

This study was funded by National Natural Science Foundation of China.

Author information

Authors and Affiliations

  1. School of Automation, Central South University, Changsha, 410083, China

    Jun Zhang & Wenchen Shi

  2. School of Computer Science and Engineering, Central South University, Changsha, 410083, China

    Hao Zhang

Authors
  1. Jun Zhang
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Wenchen Shi
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Hao Zhang
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Hao Zhang.

Ethics declarations

Conflict of interest

The authors declared that they have no conflicts of interest to this work.

Additional information

Publisher’s note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Zhang, J., Shi, W. & Zhang, H. Study on versatile video coding multiple transform selection of hardware architecture based on FPGA. Multimed Tools Appl 82, 14929–14944 (2023). https://doi.org/10.1007/s11042-022-14069-3

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11042-022-14069-3

Keywords

Search

Navigation