Abstract
This paper proposes novel produced order parallel queue processor architecture. To store intermediate results, the proposed system uses a first-in-first-out (FIFO) circular queue-registers instead of random access registers. Datum is inserted in the queue-registers in produced order scheme and can be reused. We show that this feature has profound implications in the areas of parallel execution, programs compactness, hardware simplicity and high execution speed.
Our performance evaluations show a significant performance improvement (e.g., 10 to 26% decrease in program size and 6 to 46% decrease in execution time over a range of benchmark programs) when compared with the earlier proposed architecture.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
B. A. Abderazek, M. Arsenji, K. Kiuchi, M. Akanda, S. Shigeta, T. Yoshinaga, and M. Sowa. PQPpfB: Parallel queue processor architecture in verilog-HDL. IPSJ, 66th Conference, 2004.
B. A. Abderazek, N. Kirilka, and M. Sowa. FARM-queue mode: On a practical queue execution model. In Proceedings of the Int. Conf. on Circuits and Systems, Computers and Communications, Tokushima, Japan, pp. 939–944,2001.
S. Aditya, B. R. Rau, and V. Kathail. Automatic architectural synthesis of VLIW and EPIC processors. In Proc. 12th Int’l Symp. System Synthesis. IEEE CS Press, Los Alamitos, Calif., pp. 107–113, 1999.
R. Bruno and V. Carla. Data flow on queue machines. In 12th Int. IEEE Symposium on Computer Architecture, pp. 342–351, 1985.
R. P. Colwell, R. P. Nix, J. J. O’Donnel, D. P. Papworth, and P. K. Rodman, A VLIW architecture for a trace scheduling compiler. IEEE Computer Transaction, 37(8):967–979, 1988.
T. Conte and S. Sathaye, Properties of rescheduling size invariance for dynamic rescheduling-based VLIW cross-generation compatibility. IEEE Computer Transaction, 49(8):814–825, 2002.
S. Okamoto, H. Suzuki, A. Maeda, and M. Sowa. Design of a Superscalar Processor Based on Queue Machine Computation Model: IEEE PACRIM, pp. 22–24, 1999.
Y. Okumura, T. Yoshinaga and M. Sowa. Parallel C compiler for queue machines. In IPSJ Symposium for Computer Architecture, 2(81):127–132, 2002.
S. Palacharia, N. P Joupi, and J.E. Smith. Complexity-effective super-scalar processor. Ph.D. dissertation, Univ. of Wisconsin, 1998.
R. Radhakrishnan, D. Talla, and L. K. John. Allowing for ILP in an embedded Java processor. In Proceedings of IEEE/ACM International Symposium on Computer Architecture, Vancouver, CA, pp. 294–305,2000.
M. S. Schlansker and B. Ramakrishna Rau, EPIC: Explicitly parallel instruction computing. IEEE computer, 33(2):37–45, 2000.
M. Sowa, B. A. Abderazek, S. Shigeta, K. Nikolova, and T. Yoshinaga. Proposal and design of a parallel queue processor architecture (PQP). In 14th IASTED Int. Conf. on Parallel and Distributed Computing and System. Cambridge, USA, pp. 554–560, 2002.
H. Suzuki, O. Shusuke, A. Maeda, and M. Sowa. Implementation and evaluation of a superscalar processor based on queue machine computation model. IPSJ SIG, 99(21):91–96, 1999.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Sowa, M., Abderazek, B.A. & Yoshinaga, T. Parallel Queue Processor Architecture Based on Produced Order Computation Model. J Supercomput 32, 217–229 (2005). https://doi.org/10.1007/s11227-005-0160-z
Issue Date:
DOI: https://doi.org/10.1007/s11227-005-0160-z