Skip to main content
Log in

Efficient design and hardware implementation of the OpenFlow v1.3 Switch on the Virtex-6 FPGA ML605

  • Published:
The Journal of Supercomputing Aims and scope Submit manuscript

Abstract

Software-defined network (SDN) has had the evolution of the current network with the aim of removing its restrictions so that the data plane has been separated from its control plane. In the architecture of the SDN, the most controversial device is the OpenFlow Switch in that in the OpenFlow Switch, it is packets which are processed and investigated. Now, OpenFlow Switch versions 1.0 and 1.1 have been implemented on hardware platforms and support limited specifications of the OpenFlow. The present article is to design and implement the architecture of the OpenFlow v1.3 Switch on the \(\hbox {Virtex}{\textregistered }\)-6 FPGA ML605 board because the FPGA platform has high flexibility, processing speed and reprogrammability. Although little research investigated performance parameters of the OpenFlow Switch, in the present study, the OpenFlow system (switch and controller) is to be implemented on the FPGA via the VHDL on the one hand, and performance parameters of the OpenFlow Switch and its stimulation performance is to be investigated via the ISE design suite on the other hand. In addition to enjoying high flexibility, this architecture has a consumer hardware at the level of other start-ups. The main advantage of the proposed design is that it increases the speed of packet pipeline processing in flow tables switch. Besides, it supports the features of the OpenFlow v1.3. Its parser supports 40 packet headers in the network and provides the possibility of switch development for next versions of the OpenFlow as easily as possible.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17

Similar content being viewed by others

References

  1. Garcia VC (2014) Frederico Durao, Jose Fernando S. Carvalho, Anderson Fonseka&. J Supercomput 68:1321–1346

    Article  Google Scholar 

  2. Fundation ON (2012) Software-defined networking: the new norm for networks. ONF White Paper 2:2.6–6.1

    Google Scholar 

  3. Nunez-Martinez J, Baranda J, Mangues-Bafalluy JA (2015) service-based model for the hybrid software defined wireless mesh backhaul of small cells. In: 2015 11th International Conference on Network and Service Management (CNSM), pp 390–393

  4. Chang S-H, Mao-Sheng H (2017) A novel software-defined wireless network architecture to improve ship area network performance. J Supercomput 73(7):3149–3160

    Article  Google Scholar 

  5. Ong LY (2017) ONF SDN architecture and standards for transport networks. In: Optical Fiber Communication Conference. p M2H.1

  6. Kang S, Yoon W (2016) SDN-based resource allocation for heterogeneous LTE and WLAN multi-radio networks. J Supercomput 72(4):1342–1362

    Article  Google Scholar 

  7. Tu R, Wang X, Yang Y (2014) Energy-saving model for SDN data centers. J Supercomput 70(3):1477–1495

    Article  Google Scholar 

  8. Kreutz D, Ramos FM, Verissimo PE, Rothenberg CE, Azodolmolky S, Uhlig S (2015) Software-defined networking: a comprehensive survey. Proc IEEE 103:14–76

    Article  Google Scholar 

  9. Chen L, Qiu M, Dai W, Jiang N (2017) Supporting high-quality video streaming with SDN-based CDNs. J Supercomput 73(8):3547–3561

    Article  Google Scholar 

  10. Domínguez C, Hassan H, Crespo A, Albaladejo J (2015) Multicore and FPGA implementations of emotional-based agent architectures. J Supercomput 71(2):479–507

    Article  Google Scholar 

  11. Hata H (2013) A study of requirements for SDN switch platform. In: 2013 International Symposium on Intelligent Signal Processing and Communications Systems (ISPACS), pp 79–84

  12. Galanis MD, Dimitroulakos G, Goutis CE (2006) Partitioning methodology for heterogeneous reconfigurable functional units. J Supercomput 38(1):17–34

    Article  Google Scholar 

  13. Latifi Z, Jamshidi K, Bohlooli A (2013) Increasing the efficiency of IDS systems by hardware implementation of packet capturing? I J Comput Netw Inf Secur (IJCNIS) 10:30–36

    Google Scholar 

  14. Liu P, Ghiasian A, Wang X, Collier M (2017) A programmable energy efficient 40 Gb/s switch using frequency scaling and OpenFlow. In: 2017 IEEE International Conference on Communications Workshops (ICC Workshops). IEEE, pp 405–410

  15. Feamster N, Rexford J, Zegura E (2013) The road to SDN. Queue 11:20

    Article  Google Scholar 

  16. Jammal M, Singh T, Shami A, Asal R, Li Y (2014) Software defined networking: state of the art and research challenges. Comput Netw 72:74–98

    Article  Google Scholar 

  17. Scott-Hayward S, O’Callaghan G, Sezer S (2013) SDN security: a survey. In: 2013 IEEE SDN For Future Networks and Services (SDN4FNS), pp 1–7

  18. Brunstrom A, Grinnemo K-J, Taheri J (2017) SDN/NFV-based mobile packet core network architectures: a survey. IEEE Commun Surv Tutor 19:1567–1602

    Article  Google Scholar 

  19. NEC (2010) OpenFlow Feature Guide (IP8800/S3640). http://support.necam.com/kbtools/sdocs.cfm?id=fcbdcb3e-45fa-4ec4-9311-215bd9ab9f81

  20. ONF (2011) OpenFlow Switch Specification. http://goo.gl/tKo6r

  21. ONF (2012) OpenFlow Switch Specification. https://www.opennetworking.org/images/stories/downloads/sdn-resources/onf-specifications/openflow/openflow-spec-v1.3.0.pdf

  22. Open Networking Foundation (2012) Software-defined networking: the new norm for networks. Tech. Rep., Open Network Foundation. https://www.opennetworking.org/images/stories/downloads/sdn-resources/white-papers/wp-sdn-newnorm.pdf

  23. Shahmir Shourmasti K (2013) Stochastic switching using openflow. Institutt for telematikk, Trondheim

    Google Scholar 

  24. Dixit A, Hao F, Mukherjee S, Lakshman T, Kompella R (2013) Towards an elastic distributed SDN controller. In: ACM SIGCOMM Computer Communication Review, pp 7–12

  25. Shin JW, Lee HY, Lee WJ, Chung MY (2016) Access control with ONOS controller in the SDN based WLAN testbed. In: 2016 Eighth International Conference on Ubiquitous and Future Networks (ICUFN), pp 656–660

  26. Oktian YE, Lee S, Lee H, Lam J (2017) Distributed SDN controller system: a survey on design choice. Comput Netw 121:100–111

    Article  Google Scholar 

  27. Open Networking Foundation (2012) OpenFlow Switch Specification. http://opennetworking.org/

  28. Naous J, Erickson D, Covington GA, Appenzeller G, McKeown N (2008) Implementing an OpenFlow switch on the NetFPGA platform. In: Proceedings of the 4th ACM/IEEE Symposium on Architectures for Networking and Communications Systems, pp 1–9

  29. Wielgosz M, Panggabean M, Wang J, Rønningen LA (2013) An FPGA-based platform for a network architecture with delay guarantee. J Circ Syst Comput 22:1350045

    Article  Google Scholar 

  30. Bosshart P, Gibb G, Kim H-S, Varghese G, McKeown N, Izzard M et al. (2013) Forwarding metamorphosis: fast programmable match-action processing in hardware for SDN. In: ACM SIGCOMM Computer Communication Review, pp 99–110

  31. Khan A, Dave N (2013) Enabling hardware exploration in software-defined networking: a flexible, portable OpenFlow switch. In: 2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp 145–148

  32. Liu T (2014) Implementing Open flow switch using FPGA based platform. Institutt for telematikk, Trondheim

    Google Scholar 

  33. Xilinx (2012) LogiCORE IP FIFO Generator v9.2 Product Guide. http://www.xilinx.com/support/documentation/ip_documentation/fifo_generator/v9_2/pg057-fifogenerator.pdf

  34. Xilinx (2012) LogiCORE IP Block Memory Generator v7.3 Product Guide. http://www.xilinx.com/support/documentation/ip_documentation/blk_Mem_gen/v7_3/pg058-blk-mem-gen.pdf. 2013

  35. Xilinx ISE Design Suite 14: Release Notes, Installation, and Licensing. https://www.xilinx.com/support/documentation/sw_manuals/xilinx14_5/irn.pdf

  36. McKeown N, Anderson T, Balakrishnan H, Parulkar G, Peterson L, Rexford J et al (2008) OpenFlow: enabling innovation in campus networks. ACM SIGCOMM Comput Commun Rev 38:69–74

    Article  Google Scholar 

  37. Lara A, Kolasani A, Ramamurthy B (2014) Network innovation using openflow: a survey. IEEE Commun Surv Tutor 16:493–512

    Article  Google Scholar 

  38. Mizrahi T, Moses Y (2016) Software defined networks: it’s about time. In: IEEE INFOCOM 2016-The 35th Annual IEEE International Conference on Computer Communications, pp 1–9

  39. Lamping U, Warnicke E (2004) Wireshark user’s guide, Interface, vol 4. https://www.wireshark.org/download/docs/user-guide-a4.pdf

  40. Xilinx (2010) ML605 Hardware User Guide, 1.2.1 ed. http://www.xilinx.com/support/documentation/boards_and_kits/ug534.pdf

  41. Xilinx (2012) Virtex-6 Family Overview. http://www.xilinx.com/support/documentation/data_sheets/ds150.pdf

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Ali Bohlooli.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Yazdinejad, A., Bohlooli, A. & Jamshidi, K. Efficient design and hardware implementation of the OpenFlow v1.3 Switch on the Virtex-6 FPGA ML605. J Supercomput 74, 1299–1320 (2018). https://doi.org/10.1007/s11227-017-2175-7

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11227-017-2175-7

Keywords

Navigation