Skip to main content
SpringerLink
Log in

The design and implementation of a robust single-layer QCA ALU using a novel fault-tolerant three-input majority gate

  • Published:
The Journal of Supercomputing Aims and scope Submit manuscript

Abstract

Inverter and majority gates are considered as two important primitive gates for designing logical circuits in the quantum-dot cellular automata (QCA) technology. Up to now, many QCA layouts have been introduced for three-input majority gates, most of which are not robust against the QCA defects and so they are prone to faults. In this paper, we propose an efficient fault-tolerant 3-input majority gate with ten simple and rotated cells whose output signal strength is very high (± 9.93e−001). The fault tolerance of the proposed structure is investigated against cell omission, extra-cell deposition, and displacement defects. The results show that the proposed structure is 100% and 90% tolerant against single-cell omission and extra-cell deposition defects. Moreover, the error probability of the proposed gate under cell omission and extra-cell deposition defects is investigated through analytical modeling. Using the proposed fault-tolerant structure, two basic circuits including a fault-tolerant QCA full-adder and a fault-tolerant 2:1 QCA multiplexer are introduced. Finally, using the proposed circuits, a fault-tolerant one-bit arithmetic logic unit with four mathematical and logical operations is designed and implemented. To verify the proposed three-input majority gate, some physical proofs are provided. The results of simulations by QCADesigner 2.0.3 show that the proposed circuits work well. The power analysis of the proposed structure is performed using a QCAPro tool. The comparison results show that the proposed circuits are much better than the previous designs.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20

Similar content being viewed by others

References

  1. Zhang H et al (2019) Spintronic processing unit within voltage-gated spin hall effect MRAMs. IEEE Trans Nanotechnol 18:473–483

    Google Scholar 

  2. Babaie S, Sadoghifar A, Bahar AN (2018) Design of an efficient multilayer arithmetic logic unit in quantum-dot cellular automata (QCA). IEEE Trans Circuits Syst II Express Briefs 66(6):963–967

    Google Scholar 

  3. Seyedi S, Ghanbari A, Navimipour NJ (2019) New design of a 4-bit ripple carry adder on a nano-scale quantum-dot cellular automata. Mosc Univ Phys Bull 74(5):494–501

    Google Scholar 

  4. Seyedi S, Darbandi M, Navimipour NJ (2019) Designing an efficient fault tolerance D-latch based on quantum-dot cellular automata nanotechnology. Optik 185:827–837

    Google Scholar 

  5. Fam SR, Navimipour NJ (2019) Design of a loop-based random access memory based on the nanoscale quantum dot cellular automata. Photon Netw Commun 37(1):120–130

    Google Scholar 

  6. Sherizadeh R, Navimipour NJ (2018) Designing a 2-to-4 decoder on nanoscale based on quantum-dot cellular automata for energy dissipation improving. Opt Int J Light Electron Opt 158:477–489

    Google Scholar 

  7. Seyedi S, Navimipour NJ (2018) An optimized three-level design of decoder based on nanoscale quantum-dot cellular automata. Int J Theor Phys 57(7):2022–2033

    MathSciNet  MATH  Google Scholar 

  8. Seyedi S, Navimipour NJ (2018) Design and evaluation of a new structure for fault-tolerance full-adder based on quantum-dot cellular automata. Nano Commun Netw 16:1–9

    Google Scholar 

  9. Gadim MR, Navimipour NJ (2018) A new three-level fault tolerance arithmetic and logic unit based on quantum dot cellular automata. Microsyst Technol 24:1–11

    Google Scholar 

  10. Seyedi S, Navimipour NJ (2017) An optimized design of full adder based on nanoscale quantum-dot cellular automata. Opt Int J Light Electron Opt 158:243–256

    Google Scholar 

  11. Lent CS et al (1993) Quantum cellular automata. Nanotechnology 4(1):49

    Google Scholar 

  12. Tahoori MB et al (2004) Defects and faults in quantum cellular automata at nano scale. In: 22nd IEEE VLSI Test Symposium. Proceedings. IEEE

  13. Ahmadpour S-S, Mosleh M, Heikalabad SR (2020) An efficient fault-tolerant arithmetic logic unit using a novel fault-tolerant 5-input majority gate in quantum-dot cellular automata. Comput Electr Eng 82:106548

    Google Scholar 

  14. Momenzadeh M et al (2004) Quantum cellular automata: new defects and faults for new devices. In: 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings. IEEE

  15. Lent CS, Tougaw PD (1997) A device architecture for computing with quantum dots. Proc IEEE 85(4):541–557

    Google Scholar 

  16. Wang W, Walus K, Jullien GA (2003) Quantum-dot cellular automata adders. In: 2003 Third IEEE Conference on Nanotechnology. IEEE-NANO 2003. IEEE

  17. Walus K et al (2004) QCADesigner: a rapid design and simulation tool for quantum-dot cellular automata. IEEE Trans Nanotechnol 3(1):26–31

    Google Scholar 

  18. Ahmadpour SS, Mosleh M, Rasouli Heikalabad S (2019) Robust QCA full-adders using an efficient fault-tolerant five-input majority gate. Int J Circuit Theory Appl 47:1037–1056

    Google Scholar 

  19. Hosseinzadeh H, Heikalabad SR (2018) A novel fault tolerant majority gate in quantum-dot cellular automata to create a revolution in design of fault tolerant nanostructures, with physical verification. Microelectron Eng 192:52–60

    Google Scholar 

  20. Huang J, Momenzadeh M, Lombardi F (2007) On the tolerance to manufacturing defects in molecular QCA tiles for processing-by-wire. J Electron Test 23(2):163–174

    Google Scholar 

  21. Du H et al (2016) Design and analysis of new fault-tolerant majority gate for quantum-dot cellular automata. J Comput Electron 15(4):1484–1497

    Google Scholar 

  22. Kumar D, Mitra D (2016) Design of a practical fault-tolerant adder in QCA. Microelectron J 53:90–104

    Google Scholar 

  23. Sun M et al (2018) The fundamental primitives with fault-tolerance in quantum-dot cellular automata. J Electron Test 34:1–14

    Google Scholar 

  24. Farazkish R (2018) Novel efficient fault-tolerant full-adder for quantum-dot cellular automata. Int J Nano Dimens 9(1):58–67

    Google Scholar 

  25. Wang X et al (2018) Design and comparison of new fault-tolerant majority gate based on quantum-dot cellular automata. J Semicond 39:085001

    Google Scholar 

  26. Ahmadpour S-S, Mosleh M (2019) New designs of fault-tolerant adders in quantum-dot cellular automata. Nano Commun Netw 19:10–25

    Google Scholar 

  27. Moghimizadeh T, Mosleh M (2019) A novel design of fault-tolerant RAM cell in quantum-dot cellular automata with physical verification. J Supercomput 75:1–29

    Google Scholar 

  28. Ahmadpour S-S, Mosleh M, Heikalabad SR (2018) A revolution in nanostructure designs by proposing a novel QCA full-adder based on optimized 3-input XOR. Physica B 550:383–392

    Google Scholar 

  29. Ahmadpour SS, Mosleh M (2019) A novel ultra-dense and low-power structure for fault-tolerant three-input majority gate in QCA technology. Concurr Comput Pract Exp 32(5):e5548

    Google Scholar 

  30. Han J et al (2011) On the reliability of computational structures using majority logic. IEEE Trans Nanotechnol 10(5):1099–1112

    Google Scholar 

  31. Sen B et al (2016) On the reliability of majority logic structure in quantum-dot cellular automata. Microelectron J 47:7–18

    Google Scholar 

  32. Srivastava S et al (2011) QCAPro-an error-power estimation tool for QCA circuit design. In: 2011 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE

  33. Das JC, De D (2019) Novel design of reversible priority encoder in quantum dot cellular automata based on Toffoli gate and Feynman gate. J Supercomput 75(10):6882–6903

    Google Scholar 

  34. Oskouei SM, Ghaffari A (2019) Designing a new reversible ALU by QCA for reducing occupation area. J Supercomput 75(8):5118–5144

    Google Scholar 

  35. Valinataj M (2017) Novel parity-preserving reversible logic array multipliers. J Supercomput 73(11):4843–4867

    Google Scholar 

  36. Jayashree H et al (2016) Ancilla-input and garbage-output optimized design of a reversible quantum integer multiplier. J Supercomput 72(4):1477–1493

    Google Scholar 

  37. Kotiyal S, Thapliyal H, Ranganathan N (2015) Reversible logic based multiplication computing unit using binary tree data structure. J Supercomput 71(7):2668–2693

    Google Scholar 

  38. Heikalabad SR, Asfestani MN, Hosseinzadeh M (2017) A full adder structure without cross-wiring in quantum-dot cellular automata with energy dissipation analysis. J Supercomput 2017(75):1–12

    Google Scholar 

  39. Sadeghi M, Navi K, Dolatshahi M (2019) Novel efficient full adder and full subtractor designs in quantum cellular automata. J Supercomput 74:1–15

    Google Scholar 

  40. Hashemi S, Azghadi MR, Navi K (2019) Design and analysis of efficient QCA reversible adders. J Supercomput 75(4):2106–2125

    Google Scholar 

  41. Wang L, Xie G (2018) Novel designs of full adder in quantum-dot cellular automata technology. J Supercomput 74(9):4798–4816

    Google Scholar 

  42. Abutaleb M (2018) Robust and efficient QCA cell-based nanostructures of elementary reversible logic gates. J Supercomput 74(11):6258–6274

    Google Scholar 

  43. Khan MH, Thapliyal H, Munoz-Coreas E (2017) Automatic synthesis of quaternary quantum circuits. J Supercomput 73(5):1733–1759

    Google Scholar 

  44. Abedi D, Jaberipur G, Sangsefidi M (2015) Coplanar full adder in quantum-dot cellular automata via clock-zone-based crossover. IEEE Trans Nanotechnol 14(3):497–504

    Google Scholar 

  45. Ahmadpour S-S, Mosleh M (2018) A novel fault-tolerant multiplexer in quantum-dot cellular automata technology. J Supercomput 74:1–21

    Google Scholar 

  46. Noorallahzadeh M, Mosleh M (2019) Parity-preserving reversible flip-flops with low quantum cost in nanoscale. J Supercomput 74:1–33

    Google Scholar 

  47. Heikalabad SR, Asfestani MN, Hosseinzadeh M (2018) A full adder structure without cross-wiring in quantum-dot cellular automata with energy dissipation analysis. J Supercomput 74(5):1994–2005

    Google Scholar 

  48. Noorallahzadeh M, Mosleh M (2019) Efficient designs of reversible latches with low quantum cost. IET Circuits Devices Syst 13:806–815

    Google Scholar 

  49. Teja VC, Polisetti S, Kasavajjala S (2008) QCA based multiplexing of 16 arithmetic and logical subsystems-a paradigm for nano computing. In: 2008 3rd IEEE International Conference on Nano/Micro Engineered and Molecular Systems. IEEE

  50. Gupta N, Choudhary K, Katiyal S (2013) Two bit arithmetic logic unit (ALU) in QCA. Int J Recent Trends Eng Technol 8(2):35

    Google Scholar 

  51. Sen B et al (2014) Realizing reversible computing in QCA framework resulting in efficient design of testable ALU. ACM J Emerg Technol Comput Syst (JETC) 11(3):30

    Google Scholar 

  52. Goswami M et al (2017) Design of testable adder in quantum-dot cellular automata with fault secure logic. Microelectron J 60:1–12

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Computer Engineering, Dezful Branch, Islamic Azad University, Dezful, Iran

    Seyed-Sajad Ahmadpour & Mohammad Mosleh

  2. Department of Computer Engineering, Tabriz Branch, Islamic Azad University, Tabriz, Iran

    Saeed Rasouli Heikalabad

Authors
  1. Seyed-Sajad Ahmadpour
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Mohammad Mosleh
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Saeed Rasouli Heikalabad
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Mohammad Mosleh.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Ahmadpour, SS., Mosleh, M. & Rasouli Heikalabad, S. The design and implementation of a robust single-layer QCA ALU using a novel fault-tolerant three-input majority gate. J Supercomput 76, 10155–10185 (2020). https://doi.org/10.1007/s11227-020-03249-3

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11227-020-03249-3

Keywords

Search

Navigation