Skip to main content
SpringerLink
Log in

A Platform-Independent Methodology for Performance Estimation of Multimedia Signal Processing Applications

  • Published:
Journal of VLSI signal processing systems for signal, image and video technology Aims and scope Submit manuscript

Abstract

A methodological framework for performance estimation of multimedia signal processing applications on different implementation platforms is presented. The methodology derives a complexity profile which is characteristic for an application, but completely platform-independent. By correlating the complexity profile with platform-specific data, performance estimation results for different platforms are obtained. The methodology is based on a reference software implementation of the targeted application, but is, in constrast to instruction-level profiling-based approaches, fully independent of its optimization degree. The proposed methodology is demonstrated by example of an MPEG-4 Advanced Simple Profile (ASP) video decoder. Performance estimation results are presented for two different platforms, a specialized VLIW media processor and an embedded general-purpose RISC processor, showing a high accuracy of he methodology. The approach can be employed to assist in design decisions in the specification phase of new architectures, in the selection process of a suitable target platform for a multimedia application, or in the optimization stage of a software implementation on a specific platform.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. A. Peleg and U. Weiser, “MMX Technology Extension to the Intel Architecture,” IEEE Micro, Aug. 1996, pp. 42–50.

  2. R.B Lee, “Subword Parallelism with MAX-2,” IEEE Micro, vol. 16, no. 4, Aug. 1996, pp. 51–59.

    Article  Google Scholar 

  3. M. Phillip, et al., “AltiVec Technology: Accelerating Media Processing Across the Spectrum,” in Proc. Hot Chips 10, Aug. 1998.

  4. I. Kuroda and T. Nishitani, “Multimedia processors,” in Proc. IEEE, vol. 86, no. 6, 1998, pp. 1203–1221.

    Article  Google Scholar 

  5. P.M. Kuhn and W. Stechele, “Complexity Analysis of the Emerging MPEG-4 Standard as a Basis for VLSI Implementation,” Vol. SPIE 3309 Visual Communication and Image Processing, San Jose, Jan. 1998, pp. 498–509.

  6. MPEG, “Streaming Video Profiles,” Final Draft Amendment, Doc. ISO/MPEG N3904, Pisa MPEG Meeting, Jan. 2001.

  7. MPEG, “Coding of Audio-Visual Objects—Part 2: Visual, Amendment 1: Visual Extensions,” Doc. ISO/MPEG 14496-2:1999/Amd.1:2000, Maui, Dec. 1999.

  8. A. Sharma and R. Jain, “Estimating Architectural Resources and Performance for High-Level Synthesis Applications,” IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 1, no. 2, June 1993, pp. 175–190.

    Article  Google Scholar 

  9. J.M. Rabaey and M. Potkonjak, “Estimating Implementation Bounds for Real-Time DSP Application Specific Circuits,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 13, no. 1, June 1994, pp. 669–683.

    Article  Google Scholar 

  10. J. Gong, D.D. Gajski, and S. Narayan, “Software Estimation Using a Generic-Processor Model,” in Proc. European Design and Test Conference, March 1995, pp. 498–502.

  11. F. Auguin, C. Belleudy, G. Gognat, and C. Kieffer, “Software Performance Estimation of DSPs for HW/SW Partitioning,” in Proc. IFIP Workshop on Logic and Architecture Synthesis, Dec. 1995.

  12. K. Suzuki and A. Sangiovanni-Vincentelli, “Efficient Software Performance Estimation Methods for Hardware/Software Codesign,” in Proc. Design Automation Conference, 1996, pp. 605–610.

  13. J.R. Bammi, W. Kruijtzer, L. Lavagno, E. Harcourt, and M. T. Lazarescu, “Software Performance Estimation Strategies in a System-Level Design Tool,” in Proc. 8th International Workshop on Hardware/Software Codesign, Dec. 2000, pp. 82–86.

  14. P. Giusto, G. Martin, and E. Harcourt, “Reliable Estimation of Execution Time of Embedded Software,” in Proc. Design, Automation and Test in Europe (DATE’01), March 2001, pp. 580–589.

  15. G. Bontempi and W. Kruijtzer, “A Data Analysis Method for Software Performance Prediction,” in Proc. 2002 Design, Automation and Test in Europe Conference (DATE’02), Mar. 2002, pp. 971–976.

  16. P. Lapsley and G. Blalock, “How to Estimate DSP Processor Performance,” IEEE Spectrum, July 1996, pp. 74–78.

  17. L. Benini, G. de Micheli, and E. Macii, “Designing Low-Power Circuits: Practical Recipes,” IEEE Circuits and Systems Magazine, vol. 1, no. 1, March 2001, pp. 6–25.

    Article  Google Scholar 

  18. T. Lan, Y. Chen, and Z. Zhong, “MPEG2 Decoding Complexity Regulation for a Media Processor,” in Proc. 2001 Workshop on Multimedia Signal Processing, Oct. 2001, pp. 193–198.

  19. MPEG, “MPEG-4 Video Verification Model Version 15.0,” Doc. ISO/MPEG N3093, Maui, Dec. 1999.

  20. MPEG, “MoMuSys Implementation of the VM (VM-991029),” Doc. ISO/MPEG N2918, Melbourne, Oct. 1999.

  21. G. Hovden and N. Ling, “On Speed Optimization of MPEG-4 Decoder for Real-Time Multimedia Applications,” in Proc. 3rd Int. Conf. Computational Intelligence and Multimedia Applications, New Delhi, Sep. 1999, pp. 399–402.

  22. H.-J. Stolberg, M. Bereković, P. Pirsch, and H. Runge, “The MPEG-4 Advanced Simple Profile—A Complexity Study,” in Proc. IEEE 2nd Workshop and Exhibition on MPEG-4, 2001, pp. 33–36.

  23. M. Bereković, H.-J. Stolberg, M. B. Kulaczewski, P. Pirsch, H. Möller, H. Runge, J. Kneip, and B. Stabernack, “Instruction Set Extensions for MPEG-4 Video,” Journal of VLSI Signal Processing Systems, vol. 23, no. 1, Oct. 1999, pp. 27–50.

    Article  Google Scholar 

  24. H.-J. Stolberg, M. Bereković, P. Pirsch, H. Runge, H. Möller, and J. Kneip, “The M-PIRE MPEG-4 CODEC DSP and its Macroblock Engine,” in Proc. IEEE International Symposium on Circuits and Systems (ISCAS), May 2000, pp. II 192–195.

  25. ARM Limited, “ARM9E-S Technical Reference Manual (Rev. 1),” ARM DDI 0165B, Sep. 2000.

  26. ARM Limited, “ADS 1.1 Debuggers Guide,” ARM DUI 0066C, Nov. 2000.

Download references

Author information

Authors and Affiliations

  1. Institute of Microelectronic Systems, University of Hannover, Appelstr. 4, 30167, Hannover, Germany

    Hans-Joachim Stolberg, Mladen Bereković & Peter Pirsch

Authors
  1. Hans-Joachim Stolberg
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Mladen Bereković
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Peter Pirsch
    View author publications

    You can also search for this author in PubMed Google Scholar

Additional information

Hans-Joachim Stolberg received the Dipl.-Ing. degree in electrical engineering from the University of Hannover, Germany, in 1995.

From 1995 to 1996, he worked at the NEC Information Technology Research Laboratories, Kawasaki, Japan, on efficient implementation of video compression algorithms. Since 1996, he has been with the Institute of Microelectronic Systems at the University of Hannover as a Research Assistant. During summer 2001, he was a Monbukagakusho Research Fellow at the Tokyo Institute of Technology, Japan. His current research interests include VLSI architectures for video signal processing, performance estimation of multimedia schemes, and profile-guided memory organization approaches for signal processing and multimedia applications.

Mladen Bereković received the Dipl.-Ing. degree in electrical engineering from the University of Hannover, Germany, in 1995.

Since then he has been a Research Assistant with the Institute of Microelectronic Systems of the University of Hannover. His current research interests include VLSI architectures for video signal processing, MPEG-4, System-on-Chip (SOC) designs, and simultaneously multi-threaded (SMT) processor architectures.

Peter Pirsch received the Ing. grad. degree from the engineering college in Hannover, Germany, in 1966, and the Dipl.-Ing. and Dr.-Ing. degrees from the University of Hannover, in 1973 and 1979, respectively, all in electrical engineering.

From 1966 to 1973 he was employed by Telefunken, Hannover, working in the Television Department. He became a Research Assistant at the Department of Electrical Engineering, University of Hannover, in 1973, a Senior Engineer in 1978. During 1979 to 1981 he was on leave, working in the Visual Communications Research Department, Bell Laboratories, Holmdel, NJ. During 1983 to 1986 he was Department Head for Digital Signal Processing at the SEL Research Center, Stuttgart, Germany. Since 1987 he is Professor in the Department of Electrical and Computer Engineering at the University of Hannover. He served as Vice President Research of the University of Hannover from 1998 to 2002.

His present research includes architectures and VLSI implementations for image processing applications, rapid prototyping and design automation for DSP applications. He is the author or coauthor of more than 200 technical papers. He has edited a book on VLSI Implementations for Image Communications (Elsevier 1993) and is author of the book Architectures for Digital Signal Processing (John Wiley 1998).

Dr. Pirsch is a member of the IEEE, the German Institute of Information Technology Engineers (ITG) and the German Association of Engineers (VDI). He was recipient of several awards: the NTG paper price award (1982), IEEE Fellow (1997), IEEE Circuits and Systems Golden Jubilee Medal (1999). He was member or chair of several technical program committees of international conferences and organizer of special sessions and preconference courses. He has held several administrative and technical positions with the IEEE Circuits and Systems Society and other professional organizations. Dr. Pirsch currently serves as Vice President Publications of the IEEE Circuits and Systems Society. Since 2000 he is chairman of the Accreditation Commission for Engineering and Informatics of the Accreditation Agency for Study Programs in Engineering, Informatics, Natural Science and Mathematics (ASIIN). Dr. Pirsch is chair of the VDI committee on Engineering Education.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Stolberg, HJ., Bereković, M. & Pirsch, P. A Platform-Independent Methodology for Performance Estimation of Multimedia Signal Processing Applications. J VLSI Sign Process Syst Sign Image Video Technol 41, 139–151 (2005). https://doi.org/10.1007/s11265-005-6646-3

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-005-6646-3

Keywords

Search

Navigation