Abstract
The implementation of the memory for storing image and transform coefficients in 2-D DWT processing systems using the more cost-effective external memory module such as DDR DRAM is shown to suffer from effective memory bandwidth which is significantly lower than the memory system peak bandwidth if the conventional direct logical-to-physical memory address mapping is adopted. The low effective memory bandwidth is caused by the high level of memory overhead cycle occurrence which is in turn is closely related to the logical memory access patterns of 2-D DWT processes. The problem becomes even more severe for the 2-D DWT processing of video. An analysis on the logical memory access patterns of multi-level 2-D DWT is carried out and an enhanced logical-to-physical memory mapping scheme which minimizes the occurrence of memory overhead cycles is proposed. The proposed scheme is simulated and its performance in terms of effective memory access bandwidth is evaluated and compared with the conventional direct mapping scheme.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
S.G. Mallat, “A Theory for Multiresolution Signal Decomposition: The Wavelet Representation,” IEEE Trans. Pattern Anal. Mach. Intell., vol. 11, no. 7, 1989, pp. 674–693.
C. Chakrabarti and M. Vishwanath, “Efficient Realizations of the Discrete and Continuous Wavelet Transforms: From Single Chip Implementations to Mappings on SIMD Array Computers,” IEEE Trans. Signal Process., vol. 43, 1995, pp. 759–771.
M. Vishwanath, R.M. Owens, and M.J. Irwin, “VLSI Architectures for the Discrete Wavelet Transform,” IEEE Trans. Circuits Syst., vol. 42, 1995, pp. 305–316.
C.-T. Huang, P.-C. Tseng, and L.-G. Chen, “Efficient VLSI Architectures of Lifting-based Discrete Wavelet Transform by Systematic Design Method,” in IEEE International Symposium on Circuits and Systems ISCAS 2002, vol. 5, 2002, pp. 565–568.
Q. Dai, X. Chen, and C. Lin, “A Novel VLSI Architecture for Multi-dimensional Discrete Wavelet Transform,” IEEE Trans. Circuits Syst. Video Technol., vol. 14, no. 8, 2004, pp. 1105–1110.
C. Zhang, Y. Long, S. Y. Oum, and F. Kurdahi, “Software Pipelined 2-D Discrete Wavelet Transform with VLSI Hierarchical Implementation,” in Proceedings of the 2003 IEEE International Conference on Robotics, Intelligence Systems and Signal Processing, 2003, pp. 148–153.
Y. Liu and E. M.-K. Lai, “Design and Implementation of an RNS-Based 2-D DWT Processor,” IEEE Trans. Consum. Electron., vol. 50, no. 1, 2004, pp. 376–384.
Q. Huang, R. Zhou, and Z. Hong, “Low Memory and Low Complexity VLSI Implementation of JPEG2000 Codec,” IEEE Trans. Consum. Electron., vol. 50, no. 2, 2004, pp. 1353–1361.
B. Das and Swapna Barnerjee, “A Memory Efficient 3-D DWT Architecture,” in Proceedings of the 16th International Conference on VLSI Design (VLSI’03), 2003.
R. T. “Tets” Maniwa, “An Alphabet Soup of Memory.” [Online] Available: http://www.eetimes.com/editorial/1995/coverstory9505.html, May 1995.
Joint Electron Devices Engineering Councils, “DDR SDRAM Specification”. [Online]. Available: http://www.jedec.org, Jan 2004.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Lee, SW., Lim, SC. An Enhanced Memory Address Mapping Scheme for Improved Memory Access Performance of 2-D DWT Processing Systems. J VLSI Sign Process Syst Sign Image Video Technol 47, 201–221 (2007). https://doi.org/10.1007/s11265-006-0042-5
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11265-006-0042-5