Abstract
When mapping large and high-throughput signal processing applications onto heterogeneous platforms, parts of these applications are assigned to re-configurable components. Automating such mappings without delving deep into details implies the (re-) use of IP components. When it comes to 1) relying on IP components in system-level and (re-configurable) platform-based design, and 2) porting of such designs across platforms, it is not well known how to integrate both IP libraries and portability requirements into the design flow. To investigate these uncertainties, we have conducted four case studies around the (re-)use and interfacing of IP components. One is focusing on the porting issue, one is dealing with a new automated task-level mapping method, one is evaluating a HW-SW commercially available co-design method, and one is about standardization of interfaces for IP wrapping. The case studies reveal the weakness of otherwise highly desirable system-level design methods when evaluated with respect to fast, accurate, and systematic IP integration.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
F. Wagner et al. Strategies for the integration of hardware and software IP components in embedded systems-on-chip, Integration, the VLSI journal 37, 2004, pp. 223–252.
A. Sangiovanni-Vincentelli. Defining platform-based design. EEDesign of EETimes, 2002.
R. Crochiere and L. Rabiner. Fundamental of Multirate Signal Processing. Prentice-Hall, 1983.
N.S. Voros. System Design Reuse, Chapter 7, pp 79–99. Kluwer Academic Publishers, 2003.
M. Keating and P. Bricaud. Reuse Methodology Manual, 3rd edition. Kluwer Academic Publishers, 2002.
A. Fraboulet and T. Risset. Efficient on-chip communications for data-flow IPs, in Int’l Conference on Application-specific Systems, Architectures and Processors (ASAP’04), Galveston, 2004.
B. Kienhuis, E. Rypkema, and E. Deprettere. Compaan: Deriving Process Networks from Matlab for Embedded Signal Processing Architectures. In Proc. Of the 8th International workshop on the Hardware/Software Codesign (CODES), 2000.
C. Zissulescu, T. Stefanov, B. Kienhuis and E. Deprettere. LAURA:Leiden Architecture Research and Exploration Tool In Proc. 13th Int. Conference on Field Programmable Logic and Applications (FPL’03), 2003.
S. Alliot. Architecture Exploration for Large Scale Array Signal Processing Systems. PhD thesis, 2003, Leiden University, The Netherlands.
T. Harris et al. Compilation from Matlab to Process Networks Realized in FPGA. Kluwer Academic Publishers, 2002.
P. van der Wolf et al. Design and Programming of Embedded Multiplrocessors: An Interface-Centric Approach. In International workshop on the Hardware/Software Codesign (CODES’04), 2004.
T. Givaris, F. Vahid, J. Henkel. System-Level Exploration for Pareto-optimal Configurations in Parameterized SoC, Proc. IEEE/ACM ICCCAD, 2001.
M. Bombana and F. Bruschi. SystemC-VHDL co-simulation and synthesis in the HW domain, in Proc. of Design, Automation and Test in Europe Conference and Exhibition (DATE’03), 2003.
I. Moussa and T. Roudier. IP Modeling and Reuse for SoC Design Using Standard Bus, In International workshop on IP-based system-on-chip design, 2002.
E. Salminen et al. HIBI v.2 Communication Network for System-on-Chip, in Proc. of Computer Systems: Architectures, Modeling and Simulation (SAMOS IV), 2004.
VSI, Virtual Socket Interface Alliance, http://www.vsi.org.
OMG, Object Management Group, http://www.omg.org.
CSYDIC-Telecom, System Design Industrial Council of European Telecom Industries, http://sydic.vitamib.com.
OCP-IP, Open Core Protocol International Partnership, http://www.ocpip.org.
SystemC, http://www.systemc.org.
Altera, http://www.altera.com.
Xilinx, http://www.xilinx.com.
Mentor Graphics, http://www.mentor.com.
Synopsys, http://www.synopsys.com.
Aldec, http://www.aldec.com.
Simplicity, http://www.simplicity.com.
LEON2, http://www.gaisler.com.
ARM AMBA, http://www.arm.com.
Author information
Authors and Affiliations
Additional information
Jérôme Lemaitre is a Phd student at LERC (Leiden Embedded Research Center, Leiden University, The Netherlands). He graduated from the ESPEO (Ecole Supérieure des Procédés Electroniques et Optiques, Orléans university, France) and joined ASTRON (Dwingeloo, The Netherlands) in 2002. His research interests are primarily in NoC (Network on a Chip) and NoP (Network of platforms) for high throughput processing and control applications.
Sylvain Alliot works at ASTRON (Dwingeloo, The Netherlands) in the research and development laboratory. He graduated from the ESPEO (Ecole Supérieure des Procédés Electroniques et Optiques, Orléans university, France) and completed his Phd Thesis at Leiden university (The Netherlands) in 2003 on the “architecture exploration of large scale array signal processing systems”. He participated to the GMRT integration (NCRA-TIFR, India) as an engineer in digital electronics in 1997–99 and joined ASTRON in 1999. He has participated in the design of several radio telescopes and prototypes (ALMA, LOFAR, THEA) and particularly on the system architecture of the embedded systems. His research interest include system architecting methods, distributed sensor networks and signal processing.
Ed F. Deprettere was born in Roeselare Belgium, on August 10, 1944. He is a fellow of the IEEE. He received the MSc degree from the University of Ghent, Ghent, Belgium, in 1968, and the Ph.D. Degree from the Delft University of Technology, Delft, The Netherlands, in 1981. From 1980–1999, he was professor at the department of Electrical Engineering, Circuits and Systems section, Signal Processing Group. From January 1st, 2000, he is professor at the Leiden Institute of Advanced Computer Sciences, Leiden University, Leiden, The Netherlands, where he is head of the Leiden Embedded Research Center. His current research interests are in system level design of embedded systems, in particular for signal, image and video processing applications, including wireless communications and multimedia. He is an editor and co-editor of 4 books and several special issues of international journals. He is on the editorial board of 3 journals.
Rights and permissions
About this article
Cite this article
Lemaitre, J., Alliot, S. & Deprettere, E. Requirements for Interfacing IP-Components in Re-configurable Platforms. J VLSI Sign Process Syst Sign Image Video Technol 43, 173–184 (2006). https://doi.org/10.1007/s11265-006-7269-z
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11265-006-7269-z