Skip to main content

Advertisement

SpringerLink
Log in

Area and Power Reduction of Embedded DSP Systems using Instruction Compression and Re-configurable Encoding

  • Published:
Journal of VLSI signal processing systems for signal, image and video technology Aims and scope Submit manuscript

Abstract

In embedded control applications, system cost and power/energy consumption are key considerations. In such applications, program memory forms a significant part of the chip area. Hence reducing code size reduces the system cost significantly. A significant part of the total power is consumed in fetching instructions from the program memory. Hence reducing instruction fetch power has been a key target for reducing power consumption. To reduce the cost and power consumption, embedded systems in these applications use application specific processors that are fine tuned to provide better solutions in terms of code density, and power consumption. Further fine tuning to suit each particular application in the targeted class can be achieved through reconfigurable architectures. In this paper, we propose a reconfiguration mechanism, called Instruction Re-map Table, to re-map the instructions to shorter length code words. Using this mechanism, frequently used set of instructions can be compressed. This reduces code size and hence the cost. Secondly, we use the same mechanism to target power reduction by encoding frequently used instruction sequences to Gray codes. Such encodings, along with instruction compression, reduce the instruction fetch power. We enhance Texas Instruments DSP core TMS320C27x to incorporate this mechanism and evaluate the improvements on code size and instruction fetch energy using real life embedded control application programs as benchmarks. Our scheme reduces the code size by over 10% and the energy consumed by over 40%.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Advance RISC Machines Ltd., “An Introduction to Thumb,” March 1995.

  2. L. Benini, G. Micheli, E. Macii, D. Sciuto, and C. Silvano, “Asymptotic Zero-Transition Activity Encoding for Address Busses in Low-Power Microprocessor-Based Systems,” in Proceedings of the 7th Great Lakes Symposium on VLSI, pp. 77–82, Urbana-Champaigne, IL, March 1997.

  3. L. Benini, F. Menichelli, and M. Olivieri, “A Class of Code Compression Schemes for Reducing Power Consumption in Embedded Microprocessor Systems,” IEEE Trans. Comput., vol. 53, no. 4, 2004, pp. 467–482.

    Article  Google Scholar 

  4. A. Chandrakasan and R. Brodersen, “Low Power Digital CMOS Design,” Kluwer, 1995.

  5. K.D. Cooper and N. McIntosh, “Enhanced Code Compression for Embedded RISC Processors,” in Proceedings of the Conference on Programming Language Design and Implementation, pp. 139–149, Atlanta, GA, May 1999.

  6. S. Debray, W. Evan, R. Muth, and B. de Sutter, “Compiler Techniques for Code Compression,” ACM Trans. Program. Lang. Syst., 2000, pp. 378–415.

  7. S. Devadas, S. Liao, and K. Keutzer, “Code Density Optimization for Embedded DSP Processors Using Data Compression Techniques,” in Proceedings of the 16th Conference on Advanced Research in VLSI, pp. 272–285, Chappel Hill, NC, March 1995.

  8. S. Devadas and S. Malik, “A Survey of Optimization Techniques Targeting Low Power VLSI Circuits,” in Proceedings of the 32nd ACM/IEEE Design Automation Conference, 1995.

  9. D.A. Huffman, “A Method for the Construction of Minimum Redundancy Codes,” Proc. Inst. Electron. Radio Eng., pp. 1098–1101, vol. 40, September 1952.

    Google Scholar 

  10. M. Hiraki, R.S. Bajwa, et al., “Stage-Skip Pipeline: A Low Power Processor Architecture Using a Decoded Instruction Buffer,” in Proceedings of International Symposium on Low Power Electronics and Design, Monterey, California, pp. 353–358, Monterey, CA, August 1996.

  11. IBM, “CodePack PowerPC Code Compression Utility User’s Manual,” ver. 3.0, 1998. http://www-3.ibm.com/chips/techlib/techlib.nsf/products/CodePack.

  12. T.M. Kemp, R.K. Montoye, J.D. Harper, J.D. Palmer, and D.J. Auerbach, “A Decompression Core for PowerPC,” IBM J. Res. Develop., vol. 42, no. 6, 1998. http://www.research.ibm.com/journal/rd/426/kemp.html.

  13. K. Kissell, “MIPS16: High-density MIPS for the Embedded Market,” Silicon Graphics MIPS Group, 1997. http://www.mips.com/Documentation/MIPS16whitepaper.pdf.

  14. M. Kozuch and A. Wolfe, “Compression of Embedded System Programs,” in Proceedings of IEEE International Conference on Computer Design, pp. 270–277, Cambridge, MA, October 1994.

  15. J. Lau, S. Schoenmackers, T. Sherwood, and B. Calder, “Reducing Code Size with Echo Instructions,” in Proceedings of the International Conference on Compilers, Architectue, and Synthesis for Embedded Systems, Oct. 2003.

  16. L.H. Lee, W. Moyer, and J. Arends, “Instruction Fetch Energy Reduction Using Loop Caches For Embedded Applications with Small Tight Loops,” in Proceedings of International Symposium on Low Power Electronics and Design, pp. 267–269, San Diego, CA, August 1999.

  17. C. Lefurgy and T. Mudge, “Code Compression for DSP,” Technical Report CSE-TR-380-98, Presented at CASES-98 Workshop, 1998.

  18. C. Lefurgy, P. Bird, I-C. Chen, and T. Mudge, “Improving Code Density Using Compression Techniques,” in Proceedings of the 30th Annual International Symposium on Microarchitecture, pp. 194–203, Research Triangle Park, NC, December 1997.

  19. C.R. Lefurgy, “Efficient Execution of Compressed Programs,” Ph.D. dissertion, University of Michigan, 2000.

  20. H. Lekatsas, J. Henkal, and W. Wolf, “Code Compression for Low Power Embedded System Design,” in Proceedings of the 37th ACM/IEEE Design Automation Conference, pp. 294–299, Los Angeles, CA, June 2000.

  21. H. Lekatsas and W. Wolf, “Code Compression for Embedded Systems,” in Proceedings of the 35th ACM/IEEE Design Automation Conference, pp. 516–521, San Francisco, CA June 1998.

  22. H. Lekatsas, W. Wolf, and J. Henkel, “Arithmetic Coding for Low Power Embedded System Design,” in Proceedings of Data Compression Conference, pp. 430–439, Snowbird, UT, March 2000.

  23. C.H. Lin, Y. Xie, and W. Wolf, “LZW-based Code Compression for VLIW Embedded Systems,” in Proceedings of the Design, Automation and Test in Europe (DATE’04), pp. 76–81, Paris, France, February 2004.

  24. S. Manne, A. Klauser, and D. Grunwald, “Pipeline Gating: Speculation Control for Energy Reduction,” in Proceedings of International Symposium on Computer Architecture, pp. 132–141, Barcelona, Spain, June 1998.

  25. M. Mehendale, S.D. Sherlekar, and G. Venkatesh, “Extensions to Programmable DSP Architectures for Reduced Power Dissipation,” in Proceedings of International Conference on VLSI Design, pp. 37–42, Chennai, India, January 1998.

  26. S.K. Menon and P. Shankar, “An Instruction Set Architecture Based Code Compression Scheme for Embedded Processors,” in Proceedings DCC 2005 Data Compression Conference, p. 470, Snowbird, UT, March 2005.

  27. E.G. Nikolova, D.J. Mulvaney, V.A. Chouliaras, and J.L. Nunez-Yanez, “A Compression/Decompression Scheme for Embedded Systems Code,” in 1st ESC Division mini-conference, 2003.

  28. R. Owens, H. Mehta, and M. Irwin, “Some Issues in Gray Code Addressing,” in Proceedings of the 6th Great Lakes Symposium on VLSI, pp. 178–180, Ames, IA, March 1996.

  29. O. Ozturk, H. Saputra, M. Kandemir, and I. Kolcu, “Access Pattern-based Code Compression for Memory-constrained Embedded Systems,” in Proceedings of the Design, Automation and Test in Europe (DATE’05), vol. 2, 2005, pp. 882–887.

  30. C. Piguet, P. Volet, J.-M. Masgonty, F. Rampogna, and P. Marchal, “Code Memory Compression with Online Decompression,” in Proceedings of the 27th European Solid-State Circuits Conference, pp. 389–392, Villach, Austria, September 2001.

  31. J. Rabaey and M. Pedram,“Low Power Design Methodologies,” Kluwer Academic. Publishers, 1996.

  32. Siemens Incorp, “TriCore Architecture Manual,” 1997.

  33. M. Stan and W. Burleson, “Bus-Invert Coding for Low Power I/O,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 3, 1995, pp. 49–58.

    Article  Google Scholar 

  34. C. Su, C. Tsui, and A. Despain, “Saving Power in the Control Path of Embedded Processors,” IEEE Des. Test Comput., vol. 11, 1994, pp. 24–30.

    Article  Google Scholar 

  35. Synopsys Inc., “Power Compiler Reference Manual,” ver.2000.11, 2000.

  36. Texas Instruments, “TMS320C27x DSP CPU and Instruction Set Reference Guide,” March 1998. http://www.ti.com/sc/docs/storage/dsp/tech_doc.htm.

  37. J.L. Turley, “Thumb Squeezes ARM Code Size,” Microprocess Rep., vol. 9, no. 4, 1995.

  38. C.-Y. Wang and K. Roy, “Control Unit Synthesis Targeting Low-Power Processors,” in Proceedings of IEEE International Conference on Computer Design, pp. 454–459, Austin, TX, October 1995.

  39. S.J.E. Wilton and N.P. Jouppi, “CACTI: An Enhanced Cache Access and Cycle Time Model,” IEEE J. Solid-State Circuits, vol. 31, no. 5, May 1996, pp. 677–688.

    Article  Google Scholar 

  40. A. Wolfe and A. Chanin, “Executing Compressed Programs on an Embedded RISC Architecture,” in Proceedings of the 25th Annual International Symposium on Microarchitecture, pp. 81–91, Portland, OR, November 1992.

Download references

Author information

Authors and Affiliations

  1. Texas Instruments (India) Pvt. Ltd., No. 66/3 Byrasandra, Bagamane Tech Park, Bangalore, 560 093, India

    Subash Chandar & Mahesh Mehendale

  2. Supercomputer Education & Research Centre, Department of Computer Science & Automation, Indian Institute of Science, Bangalore, 560 012, India

    R. Govindarajan

Authors
  1. Subash Chandar
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Mahesh Mehendale
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. R. Govindarajan
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to R. Govindarajan.

Additional information

*A preliminary version of this paper has appeared in the International Conference on Computer Aided Design (ICCAD-2001), San Jose, CA, November 2001.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Chandar, S., Mehendale, M. & Govindarajan, R. Area and Power Reduction of Embedded DSP Systems using Instruction Compression and Re-configurable Encoding. J VLSI Sign Process Syst Sign Image Video Technol 44, 245–267 (2006). https://doi.org/10.1007/s11265-006-8538-6

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-006-8538-6

Keywords

Search

Navigation