Skip to main content
SpringerLink
Log in

Fault Tolerance Analysis of Communication System Interleavers: the 802.11a Case Study

  • Published:
Journal of Signal Processing Systems Aims and scope Submit manuscript

Abstract

The study of Multiple Soft errors on memory modules caused by radiation effects represents an interesting field of current research. The fault tolerance of these devices in radiation environments is traditionally analyzed and increased by means of soft error protection mechanisms as EDAC codes or physical interleaving. As Communication System interleavers are mainly implemented using memories, a similar protection against soft errors to the one used for memory devices could be performed, as a conventional solution, when they are used in critical missions. In this paper, the knowledge of the system is used to apply the communication interleaving pattern as physical interleaving employing the inherent redundancy (added by previous modules of the Communication System) of the data processed by the interleaver as an error correction mechanism. Therefore a similar protection to the conventional solutions is obtained but with a reduced cost.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. C. W. Slayman, “Cache and Memory Error Detection, Correction and Reduction Techniques for Terrestrial Servers and Workstations”, IEEE Transactions on Device and Material Reliability, vol. 5, no. 3, September 2005, pp. 397–404.

  2. D. Schrimpf, D.M. Fleetwood, “Radiation effects and soft errors in integrated circuits and electronic devices”, Eds., World Scientific Publishing, Singapore 2004.

  3. J. E. Mazur, “An Overview of the Space Radiation Environment”, The Aerospace Corporation Magazine of Advances in Aerospace Technology’, vol. 4, no. 2, Summer 2003.

  4. R. Baumann, “Soft Errors in Advanced Computer Systems” IEEE Des. Test Comput., vol. 22, no. 3, May 2005, pp. 258–2618.

    Article  Google Scholar 

  5. M. Nicolaidis, “Design for Soft Error Mitigation”, IEEE Transactions on Device and Material Reliability, vol. 5, no. 3, September 2005, pp. 405–418.

  6. W. Heidergott, “SEU Tolerant Device, Circuit and Processor Design” DAC 2005, June 13–17, 2005, pp. 5–10, Anaheim, CA, USA. Copyright 2005 ACM 1-59593-058-2/05/0006.

  7. E. C. Regla, V. K. Konangi, M. A. Seibert, “Protocols for inter-satellite communication in a formation flying system” 20th AIAA International Communication Satellite Systems Conference and Exhibit, 12–15 May 2002, Montreal, Quebec, Canada.

  8. J. Heiskala, J. Terry, “OFDM Wireless LANs: A Theoretical and Practical Guide.” SAMS.

  9. P. Reyes, P. Reviriego, J.A. Maestro, O. Ruano, “A new Protection Technique for Finite Impulse Response (FIR) Filters in the Presence of Soft Errors”, IEEE International Symposium on Industrial Electronics, ISIE 2007, June 4–7, 2007, pp. 3328–3333, Vigo (Spain).

  10. P. Reyes, P. Reviriego, J.A. Maestro, O. Ruano, “New Protection Techniques against SEUs for Moving Average Filters in a Radiation Environment”, IEEE Trans. Nucl. Sci., vol. 54, no.4, August 2007, pp. 957–964.

    Article  Google Scholar 

  11. P. Reyes, P. Reviriego, O. Ruano, J.A. Maestro, “Efficient Structures for the Implementation of Moving Average Filters in the Presence of SEUs. using System Knowledge”, the 2006 Radiation Effects on Components and Systems Workshop, RADECs 06, September 27–31th, Athens, (Greece).

  12. P. Reviriego, P. Reyes, J.A. Maestro, O. Ruano, “System Knowledge-Based Techniques against SEUs for Adaptive Filters”, the 2007 Radiation Effects on Components and Systems Workshop, RADECs 07, September 10–14, 2007 Deauville (France).

  13. P. J. Meaney, S.B. Swaney, P.N. Sanda, L. Spainhower, “IBM z990 Soft Error Detection and Recovery”, IEEE Transactions on Device and Materials Reliability, vol.5, no. 3, September 2005, pp. 419–427.

  14. F. G. Lima, S. Rezgui, E. Cota, L. Carro, M. Lubaszewski, R. Velazco, R. Reis. “Designing and Testing a Radiation Hardened 8051-like Micro-controller”, 13th Symposium on Integrated Circuits and Systems Design, 18–24 September, 2000, pp. 250–260 (SBCCI'00).

  15. Z. Stamenkovi, C. Wolf, G. Schoof, J. Gaisler, “An Implementation Study on Fault Tolerant LEON-3 Processor System” D & R Industry Articles, http://www.us.design-reuse.com/articles/article15502.html.

  16. A. Reddy, P. Banarjee, “Algorithm Based fault detection for signal processing applications”, IEEE Trans. Comput., vol. 39, no. 10, October 1990, pp. 1304–1308.

    Article  Google Scholar 

  17. B. Shim, N. R. Shanbhag, S.Lee, “Energy-Efficient Soft Error-Tolerant Digital Signal Processing”, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 4, April 2006, pp. 336–348.

    Article  Google Scholar 

  18. E. Schüler, L. Carro, “Reliable digital circuits design using Sigma-Delta modulated signals” 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 3–5 October 2005, pp. 314–324.

  19. E. Schüler, D. S. Farenzena, L. Carro, “Evaluating Sigma-Delta modulated signals to develop fault-tolerant circuits”, Eleventh IEEE European Test Symposium, 21–24 May 2006, pp. 137–144 (ETS’06).

  20. K. D. Wolfram, H. J. Bloom, “New Radiation- Hardened High-Speed Serial Data Bus For Satellite Onboard Communications” IEEE International Symposium on Geoscience and Remote Sensing, 2004. IGARSS 04. vol. 1, 20–24 September 2004.

  21. J.B. Destro-Filho, D. W. Matolak, “Effects of Single Event Upsets on Satellite Communications: Issues for Blind Equalizer Design”, 6th European Conference on Radiation and Its Effects on Components and Systems, 10–14 September 2001.

  22. E. Tell, D. Liu, “A Hardware Architecture for a multi block interleaver”, IEEE International Conference on Circuits and Systems for Communications, June 30–July 2, 2004, Moscow, Russia.

  23. D. Radaelli, H. Puchner, S. Wong, S. Daniel, “Investigation of Multi-Bit Upsets in a 150 nm Technology SRAM Device”, IEEE Trans. Nucl. Sci., vol. 52, no. 6, December 2005, pp. 2433–2437.

    Article  Google Scholar 

  24. “Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications High-speed Physical Layer in the 5 GHz Band” LAN/MAN Standards Committee of the IEEE Computer Society. Adopted by the ISO/IEC and redesignated as ISO/IEC 8802-11:1999/Amd 1:2000(E).

  25. T.H. Meng, B. McFarland, D. Su and J. Thomson, “Design and Implementation of an All-CMOS 802.11a Wireless LAN Chipset”, IEEE Communications Magazine, Topics in Circuits for Communications, vol. 41, no. 8, August 2003, pp. 160–168.

Download references

Author information

Authors and Affiliations

  1. Universidad Antonio de Nebrija, Madrid, Spain

    P. Reyes, P. Reviriego, J. A. Maestro & O. Ruano

Authors
  1. P. Reyes
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. P. Reviriego
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. J. A. Maestro
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. O. Ruano
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to P. Reyes.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Reyes, P., Reviriego, P., Maestro, J.A. et al. Fault Tolerance Analysis of Communication System Interleavers: the 802.11a Case Study. J Sign Process Syst Sign Image Video Technol 52, 231–247 (2008). https://doi.org/10.1007/s11265-007-0154-6

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-007-0154-6

Keywords

Search

Navigation