Abstract
This paper presents efficient memory reuse and the modified normalized partial distortion search algorithms for motion estimation of H.264/Advanced Video Coding. In addition, this paper presents multiplication-free sub-pixel interpolation and adaptive sub-pixel interpolation algorithms. The proposed memory reuse algorithm utilizes the position similarity of the predicted motion vectors among neighboring sub-macro blocks and the modified normalized partial distortion search algorithm uses an adaptive search range and the dynamic threshold methods. It can reduce a large number of memory access and can save power consumption by sharing the search range of the current block. In addition, simplifying weights of a sub-pixel interpolation filter can eliminate multiplications and the adaptive sub-pixel interpolation can reduce the number of sub-pixel search points, which can reduce memory access and hardware complexity. Therefore, the proposed algorithms are quite suitable for low power video compression.
Similar content being viewed by others
References
Draft ITU-T Recommendation and final draft international standard of joint video specification (ITU-T Rec. H.264/ISO/IEC 14496–10 (E) AVC). July, 2004.
Ostermann, J., Wedi, T., et al. (2004). Video coding with H.264/AVC: tools, performance, and complexity. IEEE Circuits and Systems Magazine, 4, 7–28.
Richardson, I. E. G. (2003). H.264 and MPEG-4 video compression video coding for next-generation multimedia. Chichester: Wiley.
Hamalainen, S., Koskinen, L., & Halonen, K. (2005). A hardware-based predictive motion estimation algorithm. IEEE International Symposium on Circuits and Systems Proceedings, 6, 6114–6117.
Yang, S., Wolf, W., & Vijaykrishnan, N. (2005). Power and performance analysis of motion estimation based on hardware and software realizations. IEEE Transactions on Computers, 54, 714–726.
Wei Jian, Y. (2003). An efficient motion estimation method for MPEG-4 video encoder. IEEE Transactions on Consumer Electronics, 49, 441–446.
Huang, S., Ahmadi, M., & Miller, W. (2003). An alternative search motion estimation algorithm image and signal processing and analysis. In Proceedings of the IEEE International Symposium on Image and Signal Processing and Analysis, vol. 2, Sep., pp. 844–848.
Wei, Z., Jiang, B., Zhang, X., & Chen, Y. (2004). A new full-pixel and sub-pixel motion vector search algorithm for fast block-matching motion estimation in H.264. In Proceedings of the IEEE International Conference on Image and Graphics, pp. 345–348, Dec.
Wang, R., Li, M., Li, J., & Zhang, Y. (2005). High throughput and low memory access sub-pixel interpolation architecture for H.264/AVC HDTV decoder. IEEE Transactions on Consumer Electronics, 51(3), 1006–1013.
Wang, R., Huang, C., Li, J., & Shen, Y. (2004). Sub-pixel motion compensation interpolation filter in AVS. in Proceedings on the IEEE International Conference on Multimedia and Expo., vol. 1, June, pp. 93–96.
Xinchen, Z., Haojun, A., Ruimin, H., & Deren, L. (2004). A novel algorithm for sub-pixel block motion estimation [video compression applications]. In Proceedings of the IEEE International Symposium Video and Speech Processing, Oct., pp.587–590.
Hyun, C. J., Kim, S. D., & Sunwoo, M. H. (2006). Efficient memory reuse and sub-pixel interpolation algorithms for ME/MC of H.264/AVC. In Proceedings of the IEEE Workshop on Signal Processing System, pp. 381–386.
Tuan, J., Chang, T., & Jen, C. (2002). On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture. IEEE Transactions on Circuits and Systems for Video Technology, 12(1), 61–72.
Yeong-Kang, L., & Liang-Gee, C. (1998). A data-interlacing architecture with two-dimensional data-reuse for full-search block-matching algorithm. IEEE Transactions on Circuits and Systems for Video Technology, 8(2), 124–127.
Yeong-Kang, L., Liang-Gee, C., Tsung-Han, T., Po-Cheng, W. (1997). A flexible high-throughput VLSI architecture with 2-D data-reuse for full-search motion estimation. In Proceedings on the IEEE International Conference on Image Processing, vol. 2, pp.144–147.
Tuan, J.-C., & Jen, C.-W. (1998). An architecture of full-search block matching for minimum memory bandwidth requirement. In Proceedings of the IEEE International Symposium on VLSI, Feb., pp. 152–156.
Moshnyaga, V. G. (2002). Reduction of memory accesses in motion estimation by block-data reuse. In Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing, vol. 3, May, pp. III-3128–III-3131.
Tsai, C.-Y., Chen, T.-C., Chen, T.-W., & Chen, L.-G. (2005). Bandwidth optimized motion compensation hardware design for H.264/AVC HDTV decoder. In Proceedings of the IEEE Midwest Symposium, Circuit System, vol. 2, Aug., pp 1199–1202.
Richardson, I. E. G. (2002). Video codec design: developing image and video compression systems. Chichester: Wiley.
Xiaoquan, Y., & Nam, L. (2005). Improved partial distortion search algorithm for rapid block motion estimation via dual-halfway-stop. IEEE International Conference on Acoustics Speech and Signal Proceedings, 2, 917–920.
Cheung, C.-K., & Po, L.-M. (2000). Normalized partial distortion search algorithm for block motion estimation. IEEE Transactions on Circuits and Systems for Video Technology, 10, 417–422.
Acknowledgements
This work was supported in part by the second stage of Brain Korea 21 Project in 2008, in part by “system IC2010” project of Korea Ministry of Knowledge Economy, and in part by IDEC.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Hyun, C.J., Sunwoo, M.H. Low Power Complexity-Reduced ME and Interpolation Algorithms for H.264/AVC. J Sign Process Syst Sign Image Video Technol 56, 285–293 (2009). https://doi.org/10.1007/s11265-008-0224-4
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11265-008-0224-4