Skip to main content

Advertisement

SpringerLink
Log in

Energy-Aware Loop Scheduling and Assignment for Multi-Core, Multi-Functional-Unit Architecture

  • Published:
Journal of Signal Processing Systems Aims and scope Submit manuscript

Abstract

Switching activity and instruction cycles are two of the most important factors in power dissipation when the supply voltage is fixed. This paper studies the scheduling and assignment problems that minimize the total energy caused by both instruction processing and switching activities for applications with loops on multi-core, multi-Functional-Unit (multi-FU) architectures. An algorithm, EMPLS (Energy Minimization with Probability using Loop Scheduling), is proposed to minimize the total energy (E) while satisfying timing constraint (L) with guaranteed probability (P). We perform scheduling and assignment simultaneously. Our approach shows better performance than the approaches that consider scheduling and assignment in separate phases. Compared with previous work, our algorithm exhibits significant improvement in total energy reduction.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6

Similar content being viewed by others

References

  1. Chandrakasan, A., Sheng, S., & Brodersen, R. (1992). Low-power CMOS digital design. IEEE Journal of Solid-State Circuits, 27(4), 473–484, April.

    Article  Google Scholar 

  2. Stan, M. R., & Burleson, W. P. (1995). Bus-invert coding for low-power I/O. IEEE Transactions on VLSI Systems, 3(1), 49–58, March.

    Article  Google Scholar 

  3. Alidina, M., Monteiro, J., Devadas, S., Ghosh, A., & Papaefthymiou, M. (1994). Precomputation-based sequential logic optimization for low power. IEEE Transactions on VLSI Systems, 2(4), 426–436, December.

    Article  Google Scholar 

  4. Raghunathan, A., & Jha, N. K. (1995). An ILP formulation for low power based on minimizing switched capacitance during data path allocation. In Proc. of the IEEE int. symp. on circuits & systems (pp. 1069–1073), May.

  5. Benini, L., & De Micheli, G. (1995). State assignment for low power dissipation. IEEE Journal of Solid-State Circuit, 30(3), 258–268, March.

    Article  Google Scholar 

  6. Macii, E., Pedram, M., & Somenzi, F. (1998). High-level power modeling, estimation and optimization. IEEE Transactions on Computer-Aided Design, 17, 1061–1079, November.

    Article  Google Scholar 

  7. Panda, P. R., & Dutt, N. D. (1999). Low power memory mapping through reducing address bus activity. IEEE Transactions on VLSI Systems, 7(3), 309–320, September.

    Article  Google Scholar 

  8. Parhi, K. K. (2001). Low-power implementation of DSP systems. IEEE Transactions on Circuits and Systems, Part-I: Fundamental Theory and Applications, 48(10), 1214–1224, October.

    Article  Google Scholar 

  9. Kruse, L., Schmidt, E., Jochens, G., Stammermann, A., Schulz, A., Macii, E., et al. (2001). Estimation of lower and upper bounds on the power consumption from schedule data flow graphs. IEEE Transactions on VLSI Systems, 9(1), 3–14, February.

    Article  Google Scholar 

  10. Kim, D., Shin, D., & Choi, K. (2001). Low power pipelining of linear systems: A common operand centric approach. In Proc. of the IEEE/ACM int. symp. on low power design (pp. 225–230), August.

  11. Henning, R., & Chakrabarti, C. (2002). An approach to switching activity consideration during high level low power design space exploration. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 49(5), 339–351, May.

    Article  Google Scholar 

  12. Shao, Z., Zhuge, Q., Liu, M., Xue, C., Sha, E. H.-M., & Xiao, B. (2006). Algorithm and analysis of scheduling for loops with minimum switching. International Journal of Computational Science and Engineering (IJCSE), 2, 88–97.

    Google Scholar 

  13. Venkatachalam, V., & Franz, M. (2005). Power reduction techniques for microprocessor systems. ACM Computing Surveys (CSUR), 37(3), 195–237, September.

    Article  Google Scholar 

  14. Tongsima, S., Sha, E. H.-M., Chantrapornchai, C., Surma, D., & Passos, N. (2000). Probabilistic loop scheduling for applications with uncertain execution time. IEEE Transactions on Computers, 49, 65–80, January.

    Article  Google Scholar 

  15. Ito, K., Lucke, L., & Parhi, K. (1998). Ilp-based cost-optimal dsp synthesis with module selection and data format conversion. IEEE Transactions on VLSI Systems, 6, 582–594, December.

    Article  Google Scholar 

  16. Shao, Z., Zhuge, Q., Xue, C., & Sha, E. H.-M. (2005). Efficient assignment and scheduling for heterogeneous DSP systems. IEEE Transaction on Parallel and Distributed Systems (TPDS), 16, 516–525.

    Article  Google Scholar 

  17. Banino, C., Beaumont, O., Carter, L., Ferrante, J., Legrand, A., & Robert, Y. (2004). Scheduling strategies for master-slave tasking on heterogeneous processor platforms. IEEE Transactions on Parallel Distributed Systems, 15(4), 319–330.

    Article  Google Scholar 

  18. Dogan, A., & Özgüner, F. (2002) Matching and scheduling algorithms for minimizing execution time and failure probability of applications in heterogeneous computing. IEEE Transactions on Parallel and Distributed Systems, 13, 308–323, March.

    Article  Google Scholar 

  19. Su, C.-L., Tsui, C.-Y., & Despain, A. M. (1994). Saving power in the control path of embedded processors. IEEE Design & Test of Computers, 11(4), 24–30, Winter.

    Article  Google Scholar 

  20. Chang, J. M., & Pedram, M. (1995). Register allocation and binding for low power. In Proc. of the 32nd ACM/IEEE design automation conference (pp. 29–35), June.

  21. Musoll, E., & Cortadella, J. (1995). Scheduling and resource binding for low power. In Proc. of the IEEE int. symp. on system synthesis (pp. 104–109), April.

  22. Musoll, E., & Cortadella, J. (1995). High-level synthesis techniques for reducing the activity of low power. In Proc. of the IEEE/ACM int. symp. on low power design (pp. 99–104), April.

  23. Mehendale, M., Sherlekar, S. D., & Venkatesh, G. (1995). Coefficient optimization for low power realization of fir filters. In IEEE workshop on VLSI signal processing (pp. 352–361).

  24. Masselos, K., Theoharis, S., Merakos, P. K., Stouraitis, T., & Goutis, C. E. (2000). Low power synthesis of sum-of-products computation. In Proc. of the IEEE/ACM int. symp. on low power electronics and design (pp. 234–237), July.

  25. Choi, K. W., & Chatterjee, A. (2001). Efficient instruction-level optimization methodology for low-power embedded systems. In Proc. of the IEEE int. symp. on system synthesis (pp. 147–152), October.

  26. Tiwari, V., Malik, S., & Wolfe, A. (1994). Compilation techniques for low energy: An overview. In The symposium on low power electronics (pp. 38–39).

  27. Tiwari, V., Malik, S., & Wolfe, A. (1994). Power analysis of embedded software: A first step towards software power minimization. IEEE Transactions on VLSI Systems, 2(4), 437–445, December.

    Article  Google Scholar 

  28. Lee, M. T.-C., Fujita, M., Tiwari, V., & Malik, S. (1997). Power analysis and minimization techniques for embedded dsp software. IEEE Transactions on VLSI Systems, 5(1), 123–135, March.

    Article  Google Scholar 

  29. Parikh, A., Kandemir, M., Vijaykrishnan, N., & Irwin, M. J. (2000). Instruction scheduling based on energy and performance constraints. In IEEE computer society annual workshop on VLSI (pp. 37–42), April.

  30. Toburen, M. C., Conte, T. M., & Reilly, M. (1998). Instruction scheduling for low power dissipation in high performance processors. In The power driven micro-architecture workshop in conjunction with the ISCA’98, June.

  31. Lee, C., Lee, J.-K., & Hwang, T. (2003). Compiler optimization on VLIW instruction scheduling for low power. ACM Transactions on Design Automation of Electronic Systems, 8(2), 252–268, April.

    Article  Google Scholar 

  32. Lam, M. (1988). Software pipelining: An effective scheduling technique for VLIW machines. In ACM PLDI (pp. 318–328), June.

  33. Ramakrishna Rau, B., Schlansker, M. S., & Tirumalai, P. P. (1992). Code generation schema for modulo scheduled loops. In The 25th annual international symposium on microarchitecture (pp. 158–169), December.

  34. Huff, R. A. (1993). Lifetime-sensitive modulo scheduling. In ACM PLDI (pp. 258–267), June.

  35. Chao, L.-F., LaPaugh, A. S., & Sha, E. H.-M. (1997). Rotation scheduling: A loop pipelining algorithm. IEEE Transactions on Computer-Aided Design, 16(3), 229–239, March.

    Article  Google Scholar 

  36. Yun, H.-S., & Kim, J. (2001). Power-aware modulo scheduling for high-performance VLIW processors. In IEEE/ACM ISPLED (pp. 40–45), August.

  37. Yang, H., Gao, G., & Leung, C. (2002) On achieving balanced power consumption in software pipelined loops. In IEEE/ACM ISPLED (pp. 210–217).

  38. Yu, T. Z., Chen, F., & Sha, E. H.-M. (1998). Loop scheduling algorithms for power reduction. In Proc. of the IEEE int. conf. on acoustics, speech, and signal processing (Vol. 5, pp. 3073–3076), May.

  39. Leiserson, C. E., & Saxe, J. B. (1991). Retiming synchronous circuitry. Algorithmica, 6, 5–35.

    Article  MATH  MathSciNet  Google Scholar 

  40. Bona, A., Sami, M., Sciuto, D., Silvano, C., Zaccaria, V., & Zafalon, R. (2002). Energy estimation and optimization of embedded VLIW processors based on instruction clustering. In IEEE/ACM DAC (pp. 886–891).

  41. Texas Instruments, Inc. (2001). TMS320C6000 peripherals reference guide (Rev. D). Dallas: Texas Instruments.

    Google Scholar 

  42. Texas Instruments, Inc. (2000) TMS320C6000 CPU and instruction set reference guide. Dallas: Texas Instruments.

    Google Scholar 

  43. Micheli, G. D. (1994) Synthesis and optimization of digital circuits. New York: McGraw-Hill.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electrical and Computer Engineering, University of New Orleans, 2000 Lakeshore Dr., New Orleans, LA, 70148, USA

    Meikang Qiu & Jiande Wu

  2. College of Electrical Engineering, Zhejiang University, Yuquan Campus, Hangzhou, 310027, People’s Republic of China

    Meiqin Liu

  3. Department of Computer Science and Engineering, University of North Texas, Denton, TX, 76203, USA

    Hao Li

  4. Department of Systems Biology and Translational Medicine, Texas A&M Health Science Center, Temple, TX, USA

    Hung-Chung Huang

  5. Program in Molecular and Computational Biology, University of Southern California, Los Angeles, CA, USA

    Wenyuan Li

Authors
  1. Meikang Qiu
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Meiqin Liu
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Hao Li
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Hung-Chung Huang
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Wenyuan Li
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Jiande Wu
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Meikang Qiu.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Qiu, M., Liu, M., Li, H. et al. Energy-Aware Loop Scheduling and Assignment for Multi-Core, Multi-Functional-Unit Architecture. J Sign Process Syst Sign Image Video Technol 57, 363–379 (2009). https://doi.org/10.1007/s11265-008-0312-5

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-008-0312-5

Keywords

Search

Navigation