Skip to main content
Log in

A Low Complexity Reconfigurable Multi-stage Channel Filter Architecture for Resource-Constrained Software Radio Handsets

  • Published:
Journal of Signal Processing Systems Aims and scope Submit manuscript

Abstract

Software defined radio (SDR) is emerging as a powerful platform for future generation cellular systems, due to its capability to operate conforming to multiple mobile radio standards. Channelizer in an SDR operates at the highest sampling rate and hence a low complexity design is needed for the most computationally intensive part of the SDR receiver. The channel filters in the channelizer extracts radio channels of varying bandwidths, corresponding to various communication standards from the wideband input signal. An architecture for implementing low complexity, low power and reconfigurable channel filter for the SDR mobile handsets, based on multi-stage frequency response masking (FRM) is proposed in this paper. The proposed architecture is unique in a way that it is able to effectively exploit the redundancy in multi-stage realization by utilizing the common masking filters and also capable of extracting varying bandwidth channels. Design examples show that the proposed architecture offers 47.5% complexity reduction and 18.1% power reduction over single-stage FRM approach.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7
Figure 8
Figure 9
Figure 10

Similar content being viewed by others

References

  1. Mitola, J. (2000). Software radio architechture. New York: Wiley.

    Book  Google Scholar 

  2. Reed, J. H. (2002). Software radio: A mordern approach to radio engineering. Prentice Hall.

  3. Hentschel, T., Fettweies, G. (1999). “Software radio recievers,” CDMA techniques for third generation mobile systems. Kluwer Academic.

  4. Hentschel, T. (2002). Channelization for software defined base-stations. Annales des Telecommunications, 57(5–6), 386–420 ISSN 0003-4347, May-June.

    Google Scholar 

  5. Kim, C., Shin, Y., Im, S., Lee, W. (2000). “SDR-based digital channelizer/De-channelizer for multiple CDMA signals.” in Proc. of IEEE Vehicular technology Conference, vol. 6, pp. 2862–2869, Sept.

  6. Vinod, A. P., Lai., E. M.-K., premkumar, A. B., & Lau, C. T. (2003). “A reconfigurable Multi-standard channelizer using QMF trees for software radio recievers,” in Proc. IEEE international symposium on Personal, Indoor and Mobile Radio Communication Proceedings, pp. 119–123.

  7. Jian, M., Yung, W. H., Songrong, B. (1999). “An efficient IF architecture for dual—mode GSM/W-CDMA reciever of a software radio,” in Proc. IEEE International Symp. On Mobile Multimedia Communications, pp. 21–24.

  8. Fung, C. Y., Chan, S. C. (2002) “A multistage filterbank-based channelizer and its multiplier less realization”, in Proc. of IEEE International Symposium on Circuits and Systems, vol.3, pp. 429–432, Phoenix, USA, May.

  9. Abu-Al-Saud, W. A., & Stuber, G. L. (2004). Efficient wideband channelizer for software radio systems using modulated PR filter banks. IEEE Trans Signal Process, 52(10), 2807–2820. doi:10.1109/TSP.2004.834242.

    Article  Google Scholar 

  10. Mahesh, R., & Vinod, A. P. (2008). Reconfigurable frequency response masking filters for software radio channelization. IEEE Trans Circuits Syst, II, 55(3), 274–278. doi:10.1109/TCSII.2008.918996.

    Article  Google Scholar 

  11. Chen, K. H., & Chiueh, T. D. (2006). A low-power digit-based reconfigurable FIR filter. IEEE Trans Circuits Systems-II, 53(8), 617–621. doi:10.1109/TCSII.2006.875373.

    Article  MATH  Google Scholar 

  12. Zhangwen, T., Zhang, J., & Min, H. (2002). A high-speed, programmable, CSD coefficient FIR filter. IEEE Trans Consum Electron, 48(4), 834–837. doi:10.1109/TCE.2003.1196409.

    Article  Google Scholar 

  13. Smitha, K. G., Mahesh, R., Vinod, A. P. (2008). A reconfigurable multi-stage frequency response masking filter bank architecture for software defined radio receivers. IEEE International Symposium on Circuits and Systems, pp. 85–88. Seattle, USA, May.

  14. Lim, Y. C. (1986). Frequency-response masking approach for the synthesis of sharp linear phase digital filters. IEEE Trans Circ Syst, 33, 357–364. doi:10.1109/TCS.1986.1085988.

    Article  Google Scholar 

  15. Lim, Y. C., & Lian, Y. (1993). The optimum design of one- and two-dimensional FIR filters using the frequency response masking technique. IEEE Trans Circuits Syst II. Analog Digit Signal Process, 40(2), 88–95. doi:10.1109/82.219838.

    Article  MATH  Google Scholar 

  16. Bellanger, M. (1981). “On computational complexity in digital filters,” in Proc. Of the European Conference on Circuit Theory and Design, pp. 58–63, Hauge, Netherlands, August.

  17. http://www.lyrtech.com/DSP-development/dsp_fpga/signalmaster_quad_cpci.php.

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Smitha K.G..

Rights and permissions

Reprints and permissions

About this article

Cite this article

K.G., S., Vinod, A.P. A Low Complexity Reconfigurable Multi-stage Channel Filter Architecture for Resource-Constrained Software Radio Handsets. J Sign Process Syst 62, 217–231 (2011). https://doi.org/10.1007/s11265-008-0330-3

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-008-0330-3

Keywords

Navigation