Skip to main content
SpringerLink
Log in

Two-Symbol FPGA Architecture for Fast Arithmetic Encoding in JPEG 2000

  • Published:
Journal of Signal Processing Systems Aims and scope Submit manuscript

Abstract

JPEG 2000 is one of the most popular image compression standards offering significant performance advantages over previous image standards. High computational complexity of the JPEG 2000 algorithms makes it necessary to employ methods that overcomes the bottlenecks of the system and hence an efficient solution is imperative. One such crucial algorithms in JPEG 2000 is arithmetic coding and is completely based on bit level operations. In this paper, an efficient hardware implementation of arithmetic coding is proposed which uses efficient pipelining and parallel processing for intermediate blocks. The idea is to provide a two-symbol coding engine, which is efficient in terms of performance, memory and hardware. This architecture is implemented in Verilog hardware definition language and synthesized using Altera field programmable gate array. The only memory unit used in this design is a FIFO (first in first out) of 256 bits to store the CX-D pairs at the input, which is negligible compared to the existing arithmetic coding hardware designs. The simulation and synthesis results show that the operating frequency of the proposed architecture is greater than 100 MHz and it achieves a throughput of 212 Msymbols/sec, which is double the throughput of conventional one-symbol implementation and enables at least 50% throughput increase compared to the existing two-symbol architectures.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10

Similar content being viewed by others

References

  1. JPEG2000 (2002) Part 1 020719 (Final Publication Draft), ISO/IEC JTC1/SC29/WG1 N1636R, July 2002.

  2. Taubman D. S., & Marcellin, M. W. (2002). JPEG2000: Image compression fundamenetals, standard and practice. Boston: Kluwer.

    Book  Google Scholar 

  3. Acharya, T., & Tsai, P. S. (2005). JPEG2000 standard for image compression concepts, algorithms and VLSI architectures. Hoboken: John Wiley and Sons.

    Google Scholar 

  4. Yijun, L., & Magdy, B. (2006). A three-level parallel high-speed low-power architecture for EBCOT of JPEG 2000. IEEE Transcations on Circuits and Systems for Video Technology, 16(9), 1153–1163.

    Article  Google Scholar 

  5. Grzegorz, P. (2005). A high-performance architecture for embedded block coding in JPEG 2000. IEEE Transactions on Circuits and Systems for Video Technology, 15(9), 1182–1191.

    Article  Google Scholar 

  6. Damecharla, H. B., Varma, K., Carletta, J. E., & Bell, A. E. (2006). FPGA implementation of a parallel EBCOT tier-1 encoder that preserves coding efficiency. In Proc. of GLSVLSI’06 (pp. 266–271).

  7. Chiang, J. S., Chang, C. H., Hsieh, C. Y., & Hsia, C.H. (2006). High efficiency EBCOT with parallel coding architecture for JPEG2000. EURASIP Journal on Applied Signal Processing, 2006, 1–14.

    Google Scholar 

  8. Rathi, S., & Wang, Z. (2007). Fast EBCOT encoder architecture for JPEG 2000. In Proc. of SiPS’07 (pp. 595–599).

  9. Dyer, M., Taubman, D., & Nooshabadi, S. (2004). Improved throughput arithmetic coder for JPEG2000. In Proc. of the International Conference on Image Processing (ICIP’04) (pp. 2817–2820).

  10. Noikaew, N., & Chitsobhuk, O. (2008). Dual symbol processing for MQ arithmetic coder in JPEG2000. Congress on Image and Signal Processing, 521–524.

  11. Chang, Y. W., Fang, H. C., & Chen, L. G. (2004). High performance two-symbol arithmetic encoder in JPEG2000. In Proc. of IEEE International Symposium on Consumer Electronics (pp. 101–104).

  12. Kumar, N. R. , Xiang, W., & Wang, Y. (2010). An FPGA based fast two-symbol processing architecture for JPEG 2000 arithemtic Coding. In Proc. of ICASSP’10.

  13. Saidani, T., Atri, M., & Tourki, R. (2008). Implementation of JPEG 2000 MQ-coder. In Proc. of international conference on design and technology of integrated systems in nanoscale era (pp. 1–4).

  14. Zhang, Y. Z., Xu, C., Wang, W. T., & Chen, L. B. (2007). Performance analysis and architecture design for EBCOT encoder in JPEG2000. IEEE Transactions on Circuits and Systems for Video Technology, 17(10), 1336–1347.

    Article  Google Scholar 

  15. Ong, K. K., Chang, W. H., Tseng, Y. C., Lee, Y. S., and Lee, C. Y. (2002). A high throughput context-based adaptive codec for JPEG2000. In Proc. of IEEE international symposium on circuits and systems (pp. 133–136).

  16. Xiaolang, Y., Ying, Q., Ye, Y., & Haitong, G. (2005). A high performance architecture of EBCOT encoder in JPEG 2000. In Proc. of IEEE international symposium on circuits and systems (ISCAS’05) (pp. 492–495).

  17. Min, B., Yoon, S., Ra, J., & Park, D. S. (2007). Enhanced renormalization algorithm in MQ-coder of JPEG2000. In Proc. of International Symposium on Information Technology Convergence (pp. 213–216).

  18. Chen, L. F., Huang, T. L., Chou, T. M., & Lai, Y. K. (2006) Analysis and architecture design for memory efficient parallel embedded block coding architecture in JPEG 2000. In Proc. of IEEE international conference on acoustics, speech and signal processing (ICASSP’06) (pp. 964–967).

  19. Nesamani, I. F., & Vasanthanayaki, C. (2009). Implemenation of simplified architecture of JPEG 2000 MQ coder. In Proc. of international conference on control, automation, communication and energy conservation (INCACEC) (pp. 1–6).

  20. Andra, K., Chakrabarti, C., & Acharya, T. (2003). A high performance JPEG2000 architecture. IEEE Transactions on Circuits and Systems for Video Technology, 13(3), 209–218.

    Article  Google Scholar 

  21. Chiang, J. S., Chang, C. H., Lin, Y. S., Hsieh, C. Y., & Hsia, C. H. (2004). High-speed EBCOT with dual context-modelling coding architecture for JPEG2000 (pp. 610–613).

  22. Zhang, Y. Z., Xu, C., & Chen, L. B. (2006). A dual-symbol coding arithmetic coder architecture design for high speed EBCOT coding engine in JPEG2000 (pp. 322–325).

  23. Chen, H. H., Lian, C. J., Chen, K. F., & Chen, L. G. (2001). Context based adaptive arithmetic encoder design for JPEG 2000. In Proc. of Taiwan VLSI/CAD symposiuma.

  24. Stratix II Device Handbook (2007) Altera Corporation, Volume 1, ver 4.2, May 2007.

  25. Liu, K., & Li, Y. (2010). A dual symbol arithmetic coder architecture with reduced memmory for JPEG 2000. In Proc. of IEEE 17th international conference on image processing (pp.513–516).

    Google Scholar 

Download references

Acknowledgements

This project is jointly supported by the International Science Linkages established under the Australian Government’s innovation statement, Backing Australia’s Ability, and the National Natural Science Foundation of China under Project 60811120097.

Author information

Authors and Affiliations

  1. Faculty of Engineering and Surveying, University of Southern Queensland, Toowoomba, Australia

    Nandini Ramesh Kumar, Wei Xiang & Yafeng Wang

Authors
  1. Nandini Ramesh Kumar
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Wei Xiang
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Yafeng Wang
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Nandini Ramesh Kumar.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Ramesh Kumar, N., Xiang, W. & Wang, Y. Two-Symbol FPGA Architecture for Fast Arithmetic Encoding in JPEG 2000. J Sign Process Syst 69, 213–224 (2012). https://doi.org/10.1007/s11265-011-0655-1

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-011-0655-1

Keywords

Search

Navigation