Skip to main content
Log in

Low Power Motion Estimation Design Based on Non-Uniform Pixel Truncation

  • Published:
Journal of Signal Processing Systems Aims and scope Submit manuscript

Abstract

Motion estimation (ME) consumes large hardware cost and power (50 %–90 %) in most video encoders. Thus reducing the power consumption of ME is a major concern of low power video encoder design. A lot of fast ME approaches have been proposed but many of them focus on algorithm speed up rather than power consumption. Pixel truncation can effectively reduce the hardware cost and the power consumption. Classical pixel truncation is usually performed uniformly within the search window. However, it suffers great compression efficiency degradation when high power reduction ratio is required. This paper proposes a low power motion estimation scheme based on non-uniform pixel truncation. By observing the unequal distribution of motion vectors, we divide the search window into different sub-regions and employ different numbers of truncated bits (NTB) in these sub-regions. NTB pairs are appropriately examined to achieve a better tradeoff between the compression efficiency and the hardware cost. Then hardware architecture is designed to evaluate the hardware cost of the algorithm and a carefully designed threshold parameter is introduced to make the algorithm more hardware-friendly. Test results demonstrate that the proposed hardware-friendly algorithm achieves 21 % and 49 % power saving in the 2D and 1D ME architecture, respectively, both with negligible compression efficiency degradation.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7
Figure 8
Figure 9
Figure 10
Figure 11
Figure 12
Figure 13
Figure 14
Figure 15
Figure 16
Figure 17
Figure 18

Similar content being viewed by others

References

  1. Chen, C. Y., Chien, S. Y., Huang, Y. W., Chen, T. C., Wang, T. C., & Chen, L. G. (2006). Analysis and architecture design of variable block-size motion estimation for H. 264/AVC. Circuits and Systems I: Regular Papers, IEEE Transactions, 53(3), 578–593.

    Article  Google Scholar 

  2. Bahari, A., Arslan, T., & Erdogan, A. T. (2009). Low-power H. 264 video compression architectures for mobile communication. Circuits and Systems for Video Technology, IEEE Transactions, 19(9), 1251–1261.

    Article  Google Scholar 

  3. Ghanbari, M. (1990). The cross-search algorithm for motion estimation [image coding]. Communications, IEEE Transactions, 38(7), 950–953.

    Article  Google Scholar 

  4. Li, R., Zeng, B., & Liou, M. L. (1994). A new three-step search algorithm for block motion estimation. Circuits and Systems for Video Technology, IEEE Transactions, 4(4), 438–442.

    Article  Google Scholar 

  5. Po, L. M., & Ma, W. C. (1996). A novel four-step search algorithm for fast block motion estimation. Circuits and Systems for Video Technology, IEEE Transactions, 6(3), 313–317.

    Article  Google Scholar 

  6. Chen, Z., Xu, J., He, Y., & Zheng, J. (2006). Fast integer-pel and fractional-pel motion estimation for H. 264/AVC. Journal of Visual Communication and Image Representation, 17(2), 264–290.

    Article  Google Scholar 

  7. Bierling, M. (1988). Displacement estimation by hierarchical block matching. Proc SPIE Visual Communications and Image Processing, 1001, 942–951.

    Google Scholar 

  8. Chan, Y., & Kung, S. (1995). Multi-level pixel difference classification methods. Image Processing, 1995. Proceedings., International Conference, 3, 252–255.

    Google Scholar 

  9. Zhong-Li, H., Chi-Ying, T., Kai-Keung, C., & Liou, M. L. (2000). Low-power VLSI design for motion estimation using adaptive pixel truncation. Circuits and Systems for Video Technology, IEEE Transactions, 10(5), 669–678.

    Article  Google Scholar 

  10. He, Z., & Liou, M. L. (1997). Reducing hardware complexity of motion estimation algorithms using truncated pixels. Circuits and Systems, 1997. ISCAS'97., Proceedings of 1997 I.E. International Symposium, 4, 2809–2812.

    Google Scholar 

  11. Chatterjee, S. K., & Chakrabarti, I. (2011). Power efficient motion estimation algorithm and architecture based on pixel truncation. Consumer Electronics, IEEE Transactions, 57(4), 1782–1790.

    Article  Google Scholar 

  12. Kao, C.-Y., and Lin, Y.-L., "A high-performance and memory-efficient architecture for H. 264/AVC motion estimation," in Multimedia and Expo, 2008 I.E. International Conference on, ed: IEEE, 2008, pp. 141–144.

  13. Lin, C. C., Lin, Y. K., & Chang, T. S. (2007). PMRME: A parallel multi-resolution motion estimation algorithm and architecture for HDTV sized H. 264 video coding. Acoustics, Speech and Signal Processing, 2007. ICASSP 2007. IEEE International Conference, 2, II-385–II-388.

    Google Scholar 

  14. Tsai, T. H., & Pan, Y. N. (2011). High Efficiency Architecture Design of Real-Time QFHD for H. 264/AVC Fast Block Motion Estimation. Circuits and Systems for Video Technology, IEEE Transactions, 21(11), 1646–1658.

    Article  Google Scholar 

  15. Bjontegard, G.: ‘Calculation of average PSNR differences between RD-curves’, ITU-T VCEG-M33, 2001

  16. Lin, S.-S., Tseng, P.-C., & Chen, L.-G. (2004). Low-power parallel tree architecture for full search block-matching motion estimation. Circuits and Systems, 2004. ISCAS'04. Proceedings of the 2004 International Sympos4ium, 2, II-313–316. Vol. 312.

    Google Scholar 

  17. Zhenyu, L., Yang, S., & Ikenaga, T. (2006). A fine-grain scalable and low memory cost variable block size motion estimation architecture for h. 264/avc. IEICE transactions on electronics, 89(12), 1928–1936.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Consortia

Corresponding author

Correspondence to Yaocheng Rong.

Additional information

This work was supported in part by Grant 973-2009CB320903 and Grant 2010ZX03004-003.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Rong, Y., Yu, Q., An, D. et al. Low Power Motion Estimation Design Based on Non-Uniform Pixel Truncation. J Sign Process Syst 80, 137–152 (2015). https://doi.org/10.1007/s11265-013-0850-3

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-013-0850-3

Keywords

Navigation