Skip to main content
SpringerLink
Log in

Reconfigurable Interpolation Architecture for Multistandard Video Decoding

  • Published:
Journal of Signal Processing Systems Aims and scope Submit manuscript

Abstract

Subpixel interpolation is an essential part to increase coding efficiency in many video compression standards. There arises the need to support the interpolation processes in multiple standards. In this paper, we propose a reconfigurable interpolation architecture for video decoding in MPEG-2, MPEG-4, and AVC/H.264. To reduce the hardware complexity and improve the operation efficiency, we analyze the commonality of interpolation filters for target standards. To have efficient memory access, we present a method to arrange data properly in cache memory. Our interpolator adopts the high throughput separated 1-D design and can be adapted to each target standard by using reconfigurable interpolation filters. We design the reconfigurable interpolation filter based on the commonality analysis so that it has very simple structure. The implementation results show that our interpolator consuming 31.7K gates can support processing video with resolution of 1920 × 1088 and frame rate of 30 frames/s. This compares very favorably with the existing architectures in silicon area and performance.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7
Figure 8
Figure 9
Figure 10
Figure 11
Figure 12
Figure 13
Figure 14
Figure 15
Figure 16

Similar content being viewed by others

References

  1. ISO/IEC, ITU-T. (1996). ISO/IEC 13818-2 and ITU-T Rec. H.262(MPEG-2): generic coding of moving pictures and associated audio information: video.

  2. ISO/IEC. (1999). ISO/IEC 14496-2: coding of audio-visual objects—part 2: visual.

  3. Joint Video Team (JVT) of ISO/IEC MPEG and ITU-T VCEG. (2003). Draft ITU-T Rec. final draft int. standard of joint video specification, ITU-T Rec. H.264 and ISO/IEC 14496-10 AVC.

  4. Mei, B., De Sutter, B., Vander Aa, T., Wouters, M., Kanstein, A., & Dupont, S. (2008). Implementation of a coarse-grained reconfigurable media processor for AVC decoder. Journal of Signal Processing Systems, 51(3), 225–243.

    Article  Google Scholar 

  5. Lu, L., McCanny, J.V., & Sezer, S. (2007). Reconfigurable video motion estimation processor. In Proceedings of the 2007 I.E. International SOC Conference, (pp. 55–58).

  6. Yu, L., & He, Y. (2008). Bandwidth optimized and high performance interpolation architecture in motion compensation for H.264/AVC HDTV decoder. Journal of Signal Processing Systems, 52(2), 111–126.

    Article  MathSciNet  Google Scholar 

  7. Chen, J.-W., Lin, C.-C., Guo, J.-I., & Wang, J.-S. (2006). Low complexity architecture design of H.264 predictive pixel compensator for HDTV application. In Proceedings of the 2006 I.E. International Conference on Acoustics, Speech and Signal Processing, (pp. III-932–III-935).

  8. Wang, S.-Z., Lin, T.-A., Liu, T.-M., & Lee, C.-Y. (2005). A new motion compensation design for H.264/AVC decoder. In Proceedings of the 2005 I.E. International Symposium on Circuits and Systems, (pp. 4558–4561).

  9. Tsai, C.-Y., Chen, T.-C., Chen, T.-W., & Chen, L.-G. (2005). Bandwidth optimized motion compensation hardware design for H.264/AVC HDTV decoder. In Proceedings of the 48th Midwest Symposium on Circuits and Systems, (pp. 1199–1202).

  10. Chien, C.-D., Chen, H.-C., Huang, L.-C., & Guo, J.-I. (2005). A low-power motion compensation IP core design for MPEG-1/2/4 video decoding. In Proceedings of the 2005 I.E. International Symposium on Circuits and Systems, (pp. 4542–4545).

  11. Zheng, J., Gao, W., Wu, D., & Xie, D. (2008). A novel VLSI architecture of motion compensation for multiple standards. IEEE Transactions on Consumer Electronics, 54(2), 687–694.

    Article  Google Scholar 

  12. Lu, L., McCanny, J. V., & Sezer, S. (2009). Subpixel interpolation architecture for multistandard video motion estimation. IEEE Transactions on Circuits and Systems for Video Technology, 19(12), 1897–1901.

    Article  Google Scholar 

  13. Luo, K., Li, D.-x., & Zhang, M. (2008). High throughput bandwidth optimized VLSI design for motion compensation in AVS HDTV decoder. Journal of Zhejiang University. Science. A, 9(6), 822–832.

    Article  MathSciNet  Google Scholar 

  14. Wang, R., Li, M., Li, J., & Zhang, Y. (2005). High throughput and low memory access sub-pixel interpolation architecture for H.264/AVC HDTV decoder. IEEE Transactions on Consumer Electronics, 51(3), 1006–1013.

    Article  Google Scholar 

  15. MPEG Software Simulation Group: MPEG-2 video codec version 1.1.

  16. ISO/IEC 14496 (MPEG-4) video reference software version Microsoft-FDAM1-2.3-001213.

  17. H.264/AVC reference software JM18.6, http://iphome.hhi.de/suehring/tml/.

Download references

Author information

Authors and Affiliations

  1. Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan

    Gwo Giun Lee, Wei-Chiao Yang, Chun-Fu Chen & Chun-Hsi Huang

  2. Department of Computer Science and Information Engineering, Providence University, Taichung, Taiwan

    Tzu-Chiang Tai

Authors
  1. Gwo Giun Lee
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Tzu-Chiang Tai
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Wei-Chiao Yang
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Chun-Fu Chen
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Chun-Hsi Huang
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Tzu-Chiang Tai.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Lee, G.G., Tai, TC., Yang, WC. et al. Reconfigurable Interpolation Architecture for Multistandard Video Decoding. J Sign Process Syst 84, 251–264 (2016). https://doi.org/10.1007/s11265-015-1053-x

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-015-1053-x

Keywords

Search

Navigation