Skip to main content
SpringerLink
Log in

Dual Antenna Receivers for High Data Rate Terminals

  • Published:
Wireless Personal Communications Aims and scope Submit manuscript

Abstract

In this paper, dual antenna receiver architectures are studied including RAKE, chip-level linear equalizer, and their combination. The arithmetic complexity of single and dual antenna receiver methods is analyzed. Cost of such receivers when implemented with customized hardware or software on application-specific instruction set processors (ASIP) is estimated. The study shows that feasible dual antenna detection can be obtained with less than 70% additional costs. More flexible implementation supporting several standards can be obtained with software but it requires higher power consumption due to additional memory.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. High Speed Downlink Packet Access (HSDPA); Overall Description, 3GPP technical specification TS 25.308 293 V5.5.0, 004. Available: http://www.3gpp.org/ftp/Specs/2004-03/Rel- 5/25_series/25308-550.zip

  2. H. Holma and A. Toskala eds., WCDMA for UMTS; Radio Access for Third Generation Mobile Communications. Chichester, UK: Wiley, 2000.

  3. T. Ojanperä and R. Prasad, eds., Wideband CDMA for Third Generation Mobile Communications, London, UK: Artech House, 1998.

  4. Physical Layer Standard for cdma2000 Spread Spectrum Systems, 3GPP2 specification C.S0002-C, v.1.0, May 295 2002. Available: http://www.3gpp2.org/Public_html/specs/C.S0002-C_v1.0.pdf.

  5. M. Ventola, E. Tuomaala, and P. A. Ranta, “Performance of Dual Antenna Diversity Reception in WCDMA terminals”, in Proceedings. IEEE SemiAnn. Vehicular Tech. Conference, Jeju, Korea, vol. 2, pp. 1035–1040, 2003.

  6. Semiconductor Industry Association, “Process Integration, Devices, and Structures,” in International Technology Roadmap for Semiconductors (ITRS), 2003 Edition, 2003, [Online]. Available: http://www.itrs.net/Links/2003ITRS/PIDS2003.pdf.

  7. H. Corporaal, Microprocessor Architectures: From VLIW to TTA, Chichester, UK: Wiley, 1997.

  8. Corporaal H., Arnold M. (1998) “Using Transport Triggered Architectures for Embedded Processor Design”. Integrated Computer-Aided Engineering 5(1): 19–38

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Nokia Corporation, P.O. Box 301, 00045, Nokia Group, Espoo, Finland

    Timo Viero

  2. Nokia Corporation, Oulu, Finland

    Kim Rounioja, Teemu Sipilä, Raimo Verkasalo & Jorma Lilleberg

  3. Tampere University of Technology, 33101, Tampere, Finland

    Jarmo Takala

Authors
  1. Timo Viero
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Kim Rounioja
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Teemu Sipilä
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Raimo Verkasalo
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Jarmo Takala
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Jorma Lilleberg
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Timo Viero.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Viero, T., Rounioja, K., Sipilä, T. et al. Dual Antenna Receivers for High Data Rate Terminals. Wireless Pers Commun 43, 281–293 (2007). https://doi.org/10.1007/s11277-006-9221-8

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11277-006-9221-8

Keywords

Search

Navigation