Abstract
This paper investigates a novel approach to reconfigurable frequency synthesis for flexible radio transceivers in future cognitive multi-radios. The frequency range covered by the proposed multi-radio synthesizer corresponds to the frequency bands of the most diffused wireless communication standards operating in the radio band ranging from 800 MHz to 6 GHz. A hybrid phase locked loop (PLL) based frequency synthesizer is proposed here and a novel switching protocol is presented and validated on an experimental evaluation board. The proposed architecture combines fractional and integer PLL modes of operation along with a switched loop filter topology. Compared to standard PLL techniques, the proposed configuration provides great flexibility options and moreover, it offers relatively low circuit complexity and low power consumption. The proposed architecture provides reconfigurability of the loop bandwidth, frequency resolution, phase noise and settling time performance and hence, it can adapt itself to diverse requirements given by the concerned wireless communication standards.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Brandolini M., Rossi P., Manstretta D., Svelto F. (2005) Toward multistandard mobile terminals. IEEE Transactions on Microwave Theory and Techniques 53: 1026–1038
Ryynänen J., Lindfors S., Stadius K., Halonen K. A. I. (2006) Integrated circuits for multiband multimode receivers. IEEE Circuits and Systems Magazine, 6(2): 5–16
Valenta, V., et al. (2010). Survey on spectrum utilization in Europe: Measurements, analyses and observations. In Proceedings of the 5th international conference CrownCom, Cannes, France.
Akyildiz I.F., Lee W.-Y., Vuran M. C., Mohanty S. (2008) A survey on spectrum management in cognitive radio networks. IEEE Communications Magazine, 46: 40–48
Mitola J. et al (1999) Cognitive radios: Making software radios more personal. IEEE Personal Communications, 6(4): 13–18
Diet, A., et al. (2008). Flexibility of class E HPA for cognitive multi-radio architecture. In Proceedings of the symposium on personal, indoor and mobile radio, Cannes, France.
Rahn D. G. et al (2005) A multi-band delta-sigma fractional-N frequency synthesizer for a MIMO WLAN transceiver RFIC. IEEE Journal of Solid State Circuits 40: 678–689
Razavi B. (2010) Cognitive radio design challenges and techniques. Journal of Solid State Circuits 45(8): 1542–1553
Berny A. D., Ninejad A. M., Meyer R. G. (2005) A 1.8- GHz LC VCO with 1.3- GHz tuning range and digital amplitude calibration. IEEE Journal of Solid-State Circuits 40: 900–917
Iniewski K. (2008) Wireless technologies: Circuits, systems, and devices. CRC Press, Boca Raton, FL
Shu, K., & Sinencio, E. S. (2005). CMOS PLL synthesizers: Analysis and design. Springer.
Valenta, V., et al. (2008). Analysis of a PLL based frequency synthesizer using switched loop bandwidth for mobile WiMAX. In Proceedings of the conference radioelektronika.
Memmler, B., Gotz, E., & Schonleber, G. (2000). New fast-lock PLL for mobile GSM GPRS applications. In Proceedings of 26th ESSCIRC (pp. 468–471).
Woo, K., Liu, Y., & Ham, D. (2007). Fast-locking hybrid PLL synthesizer combining integer & fractional divisions. Symposium on VLSI circuits.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Valenta, V., Baudoin, G., Villegas, M. et al. Hybrid Dual-Mode Frequency Synthesis for Cognitive Multi-radio Front-Ends. Wireless Pers Commun 64, 197–210 (2012). https://doi.org/10.1007/s11277-012-0526-5
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11277-012-0526-5