Skip to main content
SpringerLink
Log in

Chip Multithreaded Consistency Model

  • Short Paper
  • Published:
Journal of Computer Science and Technology Aims and scope Submit manuscript

Abstract

Multithreaded technique is the developing trend of high performance processor. Memory consistency model is essential to the correctness, performance and complexity of multithreaded processor. The chip multithreaded consistency model adapting to multithreaded processor is proposed in this paper. The restriction imposed on memory event ordering by chip multithreaded consistency is presented and formalized. With the idea of critical cycle built by Wei-Wu Hu, we prove that the proposed chip multithreaded consistency model satisfies the criterion of correct execution of sequential consistency model. Chip multithreaded consistency model provides a way of achieving high performance compared with sequential consistency model and ensures the compatibility of software that the execution result in multithreaded processor is the same as the execution result in uniprocessor. The implementation strategy of chip multithreaded consistency model in Godson-2 SMT processor is also proposed. Godson-2 SMT processor supports chip multithreaded consistency model correctly by exception scheme based on the sequential memory access queue of each thread.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Theo Ungerer, Borut Robic, Jurij Silc. Multithreaded processors. The Computer Journal, British Computer Society 2002, 45(3): 320–348.

    MATH  Google Scholar 

  2. Lamport L. How to make a multiprocessor computer that correctly executes multiprocessor programs. IEEE Transactions on Computers, 1979, C-28(9): 779–782.

    Article  MathSciNet  Google Scholar 

  3. Hu W. Correct event ordering in shared-memory systems [Dissertation]. Institute of Computing Technology, Chinese Academy of Sciences, 1996. Available at http://www.ict.ac.cn/chpc/hww.

  4. Weiwu Hu, Fuxin Zhang, Zusong Li. Microarchitecture of the Godson-2 processor. Journal of Computer Science and Technology, Mar. 2005, 20(2): 243–249.

    Article  Google Scholar 

  5. Eggers S J, Emer J S, Levy H M, Lo J L, Stamm R L, Tullsen D M. Simultaneous multithreading: A platform for next-generation processors. IEEE Micro, 1997, 17(5): 12–19.

    Article  Google Scholar 

  6. Deborah T Marr, Frank Binns, David L Hill, Glenn Hinton, David A Koufaty, J Alan Miller, Michael Upton. Hyperthreading technology architecture and microarchitecture. Intel Technology Journal, 2002, 6(Q1): 4–15.

    Google Scholar 

  7. Ron Kalla, Balaram Sinbaroy, Joel M Tendler. IBM power 5 chip: A dual-core multithreaded processor. IEEE Micro, Mar./Apr. 2004, 24(2): 40–47.

    Article  Google Scholar 

  8. Zusong Li, Xianchao Xu, Weiwu Hu, Zhimin Tang. Microarchitecture and performance analysis of Godson-2 SMT processor. In Proc. the 24th International Conference on Computer Design (ICCD), San Jose, California, USA, October 2–4, 2006, pp.485–490.

  9. Goodman J. Cache consistency and sequential consistency. Technical Report No. 61. SCI committee, 1989.

  10. Dubios M, Scheurich C, Briggs F. Memory access buffering in multiprocessors. In Proc. the 13th International Symposium on Computer Architecture, Los Alamitos, CA, IEEE Computer Society Press, 1986, pp.434–442.

  11. Gharachorloo K, Lenoski D, Laudon J, Gibbons P, Gupta A, Hennessy J. Memory consistency and event ordering in scalable shared-memory multiprocessors. In Proc. the 17th Annual International Symposium on Computer Architecture, Seattle, Washington, United States, May 1990, pp.15–26.

  12. Carter J, Bennet J, Zwaenepoel W. Implementation and performance of Munin. In Proc. the 13th ACM Symposium on Operating Systems Principles, Pacific Grove, California, United States, 1991, pp.152–164.

  13. Keleher P, Cox A, Zwaenepoel W. Lazy release consistency for software distributed shared memory. In Proc. the 19th Annual Symposium on Computer Architecture, Gold Coast, Australia, 1992, pp.13–21.

  14. Iftode L, Singh J, Li K. Scope consistency: A bridge between release consistency and entry consistency. In Proc. the 8th Annual ACM Symposium on Parallel Algorithms and Architectures, 1996, pp.277–287.

  15. Bershad B, Zekauskas M, Sawdon W. The midway distributed shared memory system. In Proc. the 38th IEEE International Computer Conference, Piscataway, NJ: IEEE Press, 1993, pp.528–537.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Institute of Computing Technology, Chinese Academy of Sciences, Beijing, 100080, China

    Zu-Song Li, Dan-Dan Huan, Wei-Wu Hu & Zhi-Min Tang

Authors
  1. Zu-Song Li
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Dan-Dan Huan
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Wei-Wu Hu
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Zhi-Min Tang
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Zu-Song Li.

Additional information

Supported by the National High Technology Development 863 Program of China (Grant Nos. 2007AA01Z114, 2006AA010201), the National Natural Science Foundation of China (Grant Nos. 60703017, 60736012, 60325205, 60673146, 60603049), the National Grand Fundamental Research 973 Program of China (Grant Nos. 2005CB321601, 2005CB321603), and Beijing Natural Science Foundation (Grant No. 4072024).

Electronic Supplementary Material

Below is the link to the electronic supplementary material.

(PDF 78.2 kb)

Rights and permissions

Reprints and permissions

About this article

Cite this article

Li, ZS., Huan, DD., Hu, WW. et al. Chip Multithreaded Consistency Model. J. Comput. Sci. Technol. 23, 298–305 (2008). https://doi.org/10.1007/s11390-008-9132-0

Download citation

  • Received:

  • Revised:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11390-008-9132-0

Keywords

Search

Navigation