Skip to main content
SpringerLink
Log in

Evolution of MPP SoC architecture techniques

  • Published:
Science in China Series F: Information Sciences Aims and scope Submit manuscript

Abstract

The evolution of chip architecture is discussed in this paper. Then MPP SoC architectures according to three kinds of computing paradigms are analyzed. Based on these discussions and analyses, array processor architecture for unified change is presented, which could implement the simplification, effectiveness and versatility of both data level and non-data level parallel algorithm’s programming.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Manners D, Makimoto T. Living with the Chip. London: Chapman & Hall, 1995

    Google Scholar 

  2. Le H Q, Starke W J, Fields J S, et al. IBM POWER6 microarchitecture. J Res Dev, 2007, 51(6): 639–662

    Google Scholar 

  3. AMD Corp. AMD Opteron™ Product Data Sheet, 2004

  4. Ratner M, Ratner D, et al. Nanotechnology—A Gentle Introduction to the Next Big Idea. New Jersey: Person Education, Inc., Prentice Hall, 2003

    Google Scholar 

  5. Macias N I. Adaptive method for growing electronic circuits on an imperfect synthetic matrix. Biosystem, 2004, 73(3): 173–204

    Article  Google Scholar 

  6. Adleman L M. Computing with DNA. Sci Am, 1998, 279(2): 54–61

    Article  Google Scholar 

  7. Flynn M J. Very high speed computing systems. Proc IEEE, 1966, 54: 1901–1909

    Article  Google Scholar 

  8. Shen X B, Zhang F C, Feng G C, et al. The classification model of computer architectures. Chin J Comp (in Chinese), 2005, 28(11): 1759–1766

    Google Scholar 

  9. NVIDIA Corp. NVIDIA GeForce 8800 Architecture Technical Brief, 2006

  10. Persson E. ATI Radeon™ HD 2000 programming guide. AMD Graphics Products Report, 2007

  11. Boubekeur A, Patry J L, Saucier G, et al. Lessons learnt from designing a wafer scale 2D array. In: Proceedings of IEEE Defect and Fault Tolerance in VLSI Systems 1992. New York: IEEE, 1992. 137–146

    Chapter  Google Scholar 

  12. Allen F, Almasi G, Andreoni W, et al. Blue Gene: A vision for protein science using a petaflop supercomputer. IBM Syst J, 2001, 40(2): 310–327

    Article  Google Scholar 

  13. Gara A, Blumrich M A, Chen D, et al. Overview of the Blue Gene/L system architecture. IBM J Res Dev, 2005, 49(2/3): 195–212

    Google Scholar 

  14. IBM Blue Gene team. Overview of the IBM Blue Gene/P Project. J Res Dev, 2008, 52(1/2): 199–220

    Google Scholar 

  15. Held J, Bautista J, Koehl S. From a Few Cores to Many: A Tera-scale Computing Research Overview. White Paper, 2006

  16. Vangali S, Howard J, Ruhi G, et al. An 80-Tile 1.28TFLOPS Network-on-Chip in 65 nm CMOS. In: Proceedings of IEEE ISSCC’07. New York: IEEE, 2007. 98–99

    Google Scholar 

  17. Wechsler O. Inside Intel Core Microarchitecture: Setting New Standards for Energy-Efficient Performance. White Paper, 2006

  18. Kung H T. Why systolic architecture? Computer, 1987, 15: 37–46

    Article  Google Scholar 

  19. Shen X B, Liu Z X, Wang R, et al. The unified model of computer architectures. Chin J Comp (in Chinese), 2007, 30(5): 729–736

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Xi’an Microelectronics Research Institute, Xi’an, 710054, China

    XuBang Shen

Authors
  1. XuBang Shen
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to XuBang Shen.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Shen, X. Evolution of MPP SoC architecture techniques. Sci. China Ser. F-Inf. Sci. 51, 756–764 (2008). https://doi.org/10.1007/s11432-008-0058-5

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11432-008-0058-5

Keywords

Search

Navigation