Abstract
A low power fully integrated digital TV tuner chip for China Mobile Multimedia Broadcasting (CMMB) application is presented. Based on direction conversion architecture, analog 8th-order filter/gain stages utilizing high power efficient operation-amplifiers and a ΣΔ fractional-N phase locked loop (PLL) with one voltage controlled oscillator (VCO) covering 4.8–7.2 GHz is proposed for low power and small chip area. The tuner is implemented in 65 nm CMOS process with low noise amplifier (LNA) matching network and phase locked loop (PLL) filter integrated on chip, occupying a chip area of 4.83 mm2. The measured noise figure (NF) is less than 3.2 dB over CMMB UHF band (470–798 MHz). A total power consumption of 65 mW (54 mA from 1.2 V supply) is achieved.
References
CMMB-GY/T220. 7. Technical specifications for receiving and decoding terminal, SARFT. May 2008
Jussila J, Sivonen P. A 1.2-V highly linear balanced noise-cancelling LNA in 0.13-μm CMOS. IEEE J Solid-State Circ, 2008, 43: 579–587
Ye L, Shi C, Liao H, et al. A 0.47mW 6th-order 20MHz active filter using high power-efficient opamp. In: IEEE Proc Int Symp Circuits & Syst, Rio de Janeiro, 2011. 1640–1643
Ye L, Liao H, Song F, et al. A single-chip CMOS UHF RFID reader transceiver for Chinese mobile applications. IEEE J Solid-State Circ, 2010, 45: 1316–1329
Kang S, Kim S, Choi J H, et al. A triband 65nm CMOS tuner for ATSC mobile DTV SoC. In: Boeck G, ed. IEEE Radio Frequency Integrated Circuits Symposium, Anaheim, CA, 2010. 185–188
Huang Y T, Huang S C, Pan H L, et al. A 1.2V 67mW 4mm2 mobile ISDB-T tuner in 0.13μm CMOS. In: IEEE International Solid-State Circuits Conference, San Francisco, CA, 2009. 124–125, 125a
Kuo M C, Kao S W, Chen C H, et al. A 1.2V 114mW dual-band direct-conversion DVB-H tuner in 0.13μm CMOS. IEEE J Solid-State Circ, 2009, 44: 740–750
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Liu, J., Li, C., Chen, L. et al. A 65 mW fully integrated UHF-band CMMB tuner in 65 nm CMOS process. Sci. China Inf. Sci. 56, 1–5 (2013). https://doi.org/10.1007/s11432-012-4708-2
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11432-012-4708-2