Skip to main content
Log in

A memristor-based architecture combining memory and image processing

  • Research Paper
  • Published:
Science China Information Sciences Aims and scope Submit manuscript

Abstract

Image processing is a type of memory-access-intensive application and is applied in many fields. Logic operations are very simple ones in image processing. During these operations, memory access takes a majority of the total time consumed, which puts a great pressure on memory access speed and bandwidth. However, in traditional von Neumann architecture, memory access is the inherent bottleneck of the system; that is, the speed of memory’s data supply is far lower than the data request of processor. Memristor is considered to be the fourth circuit element after resistor, capacitor and inductor. It has the capacity of both processing and memory, which supplies a new idea for solving the “memory wall” problem. In this paper, memristor is used to build an architecture combining computing and memory, where the memory has the ability to handle some simple image processing operations. This architecture can reduce readings and writings of memory effectively, which saves memory bandwidth thus improving the efficiency of the system. Logic operations of images are considered in this paper to validate the architecture. The experimental results and theoretical analysis indicate that the architecture can reduce memory access effectively.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Sun J X. Image Processing (in Chinese). Beijing: Science Press, 2004

    Google Scholar 

  2. Wulf W, McKee S. Hitting the memory wall: implications of the obvious. Comput Architect News, 1995, 23: 20–24

    Article  Google Scholar 

  3. Hennessy J L, Patterson D A. Computer Architecture: A Quantitative Approach. San Francisco: Morgan Kaufmann Publishers Inc., 2007

    Google Scholar 

  4. Sterling T L. An introduction to the Gilgamesh PIM Architecture. In: Proceedings of the 7th International Euro-Par Conference Manchester on Parallel Processing, London, 2001. 16–32

    Google Scholar 

  5. Upchurch E, Sterling T, Brockman J. Analysis and modeling of advanced PIM architecture design tradeoffs. In: Proceedings of the ACM/IEEE Conference on Supercomputing, Washington, 2004. 12

    Chapter  Google Scholar 

  6. Chua L O. Memristor-the missing circuit element. IEEE Trans Circuit Theory, 1971, 18: 507–519

    Article  Google Scholar 

  7. Stukov D B, Snider G S, Steward D R, et al. The missing memristor found. Nature, 2008, 453: 80–83

    Article  Google Scholar 

  8. Lu W, Xiong Y, Chen L W. A scanning probe microscopy based assay for single-walled carbon nanotube metallicity. Nano Lett, 2009, 9: 1668–1672

    Article  Google Scholar 

  9. Borghetti J, Snider G S, Williams R S. ‘Memristive’ switches enable ‘stateful’ logic operations via material implication. Nature, 2010, 464: 873–876

    Article  Google Scholar 

  10. Zhang N. An efficient design and simulation of adder and multiplier based on memristors (in Chinese). Master’s Thesis. Changsha: National University of Defense Technology, 2011

    Google Scholar 

  11. Vontobel P O, Robinett W, Kuekes P J, et al. Writing to and reading from a nano-scale crossbar memory based on memristors. Nanotechnology, 2009, 20: 5204–5225

    Article  Google Scholar 

  12. Gonzalez R C, Woods R E. Digital Image Processing (in Chinese, translated by Ruan Q Q and Ruan Y Z). 2nd ed. Beijing: Publishing House of Electronics Industry, 2005

    Google Scholar 

  13. Barker D. MINNIE and HSPICE for analogue circuit simulation. Boston/Dordrecht/London: Kluwer Academic Publishers, 1991

    Book  Google Scholar 

  14. Synopsis Inc. HSPICE Manual. 3rd ed. California: Mountain View, 2004

  15. Zhou J, Huang D. The influences of model parameters on the characteristics of memristors. Chin Phys B, 2012, 21: 048401

    Article  Google Scholar 

  16. In K P, Nitin S, Man H L, et al. Design and performance evaluation of image processing algorithms on GPUs. IEEE Trans Parall Distrib Syst, 2011, 22: 91–104

    Article  Google Scholar 

  17. Dillinger P, Vogelbruch J F, Leinen J, et al. FPGA-based real-time image segmentation for medical systems and data processing. IEEE Trans Nucl Sci, 2006, 53: 2097–2101

    Article  Google Scholar 

  18. Saldana G, Arias-Estrada M. FPGA-based customizable systolic architecture for image processing applications. In: Proceedings of the IEEE International Conference on Reconfigurable Computing and FPGAs, Puebla City, 2005. 3–11

    Google Scholar 

  19. Ebong I E, Mazumder P. Self-controlled writing and erasing in a memristor crossbar memory. IEEE Trans Nanotechnol, 2011, 10: 1454–1463

    Article  Google Scholar 

  20. Hu X F, Duan S K, Wang L D, et al. Memristive crossbar array with applications in image processing. Sci China Inf Sci, 2012, 55: 461–472

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Jing Zhou.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Zhou, J., Yang, X., Wu, J. et al. A memristor-based architecture combining memory and image processing. Sci. China Inf. Sci. 57, 1–12 (2014). https://doi.org/10.1007/s11432-013-4887-5

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11432-013-4887-5

Keywords

Navigation