Abstract
Sub-threshold leakage is a major issue for low power circuits design, especially for SRAM design in SoC. Sub-threshold leakage can be decreased by scaling down supply voltage. However, this may dramatically increase the circuit delay. In this paper, we propose a novel 6 T SRAM array structure with a switch module which operates in the near threshold region to reduce the leakage current. In order to verify our proposed leakage reduction scheme, we designed and simulated an 8192 kB SRAM array based on a 16 KB single port SRAM cell memory model in 55 nm process. Several 6 T SRAM Array instances are implemented in 55-nm 1P6M CMOS technology to measure the standby current of the proposed scheme as well. With the proposed technique, we achieved 28.3% reduction for leakage current compared to traditional 6 T SRAM array, in standby mode where gate leakage is dominant. The total penalty is 2% area increase and 1% speed reduction.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Azizi M A, Shalmani M T M, Barati H, et al. Delay and energy consumption analysis of conventional SRAM. In: Proceedings of World Academy of Science, Engineering and Technology, 2008
Pavlov A, Sachdev M. CMOS SRAM circuit design and parametric test in nano-scaled technologies. Springer, 2009
Mutoh S, Douseki T, Matsuya Y, et al. 1-V power supply high-speed digital circuit technology with multithresholdvoltage CMOS. IEEE J Solid-St Circ, 1995, 30: 847–854
Douseki T, Shigematsu S, Tanabe Y, et al. A 0.5 V SIMOX-MTCMOS circuit with 200 ps logic gate. In: Proceedings of IEEE International Solid-State Circuits Conference on Digest of Technical Papers, San Francisco, 1996. 84–85
Mutoh S, Shigematsu S, Matsuya Y, et al. A 1 V multi-threshold voltage CMOS DSP with an efficient power management technique for mobile phone application. In: Proceedings of IEEE International Solid-State Circuits Conference on Digest of Technical Papers, San Francisco, 1996. 168–169
Nii K, Tsukamoto Y, Yoshizawa T, et al. A 90-nm low-power 32-kB embedded SRAM with gate leakage suppression circuit for mobile applications. IEEE J Solid-St Circ, 2004. 684–693
Kyeong Sik M I N, Kanda K, Kawaguchi H, et al. Row-by-row dynamic sourceline voltage control (RRDSV) scheme for two orders of magnitude leakage current reduction of sub-1-V-VDD SRAM’s. In: Proceedings of the International Symposium on Low Power Electronics and Design, 2003. 66–71
Elakkumanan P, Thondapu C, Sridhar R. A gate leakage reduction strategy for sub-70 nm memory circuits. In: Proceedings of IEEE Dallas/CAS Workshop, 2004. 145–148
Razavipour G, Afzali Kusha A, Pedram M. Design and analysis of two low-power SRAM cell structures. IEEE Trans VLSI syst, 2009, 17: 1551–1555
Hsu P K, Tang Y, Tao D, et al. A SRAM cell array with adaptive leakage reduction scheme for data retention in 28 nm high-k metal-gate CMOS. In: Proceedings of IEEE Symposium on VLSI Circuits, Honolulu, 2012. 62–63
Author information
Authors and Affiliations
Corresponding author
Electronic supplementary material
Rights and permissions
About this article
Cite this article
Chen, H., Cheng, Y. A leakage current suppression technique for cascade SRAM array in 55 nm CMOS technology. Sci. China Inf. Sci. 57, 1–8 (2014). https://doi.org/10.1007/s11432-014-5060-5
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11432-014-5060-5