References
Yang K, Blaauw D, Sylvester D. Hardware designs for security in ultra-low-power IoT systems: an overview and survey. IEEE Micro, 2017, 37: 72–89
Yang J, Johansson T. An overview of cryptographic primitives for possible use in 5G and beyond. Sci China Inf Sci, 2020, 63: 220301
Bohnenstiehl B, Stillmaker A, Pimentel J J, et al. Kilo-Core: a 32-nm 1000-processor computational array. IEEE J Solid-State Circ, 2017, 52: 891–902
Zhang Y Q, Xu L, Dong Q, et al. Recryptor: a reconfigurable cryptographic cortex-M0 processor with in-memory and near-memory computing for IoT security. IEEE J Solid-State Circ, 2018, 53: 995–1005
Banerjee U, Wright A, Juvekar C, et al. An energy-efficient reconfigurable DTLS cryptographic engine for securing Internet-of-things applications. IEEE J Solid-State Circ, 2019, 54: 2339–2352
Wang B, Liu L B, Deng C C, et al. Against double fault attacks: injection effort model, space and time randomization based countermeasures for reconfigurable array architecture. IEEE Trans Inform Forensic Secur, 2016, 11: 1151–1164
Acknowledgements
This work was supported by the National Natural Science Foundation of China (Grant Nos. 61804088, 61672317, 62004112).
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Deng, C., Zhu, M., Yang, J. et al. An energy-efficient dynamically reconfigurable cryptographic engine with improved power/EM-side-channel-attack resistance. Sci. China Inf. Sci. 65, 149404 (2022). https://doi.org/10.1007/s11432-020-3206-2
Received:
Revised:
Accepted:
Published:
DOI: https://doi.org/10.1007/s11432-020-3206-2