Skip to main content
SpringerLink
Log in

Reconfigurable architectures and processors for real-time video motion estimation

  • Special Issue
  • Published:
Journal of Real-Time Image Processing Aims and scope Submit manuscript

Abstract

With the recent proliferation of multimedia applications, several fast block matching motion estimation algorithms have been proposed in order to minimize the processing time in video coding. While some of these algorithms adopt pre-defined search patterns that directly reflect the most probable motion structures, other data-adaptive approaches dynamically configure the search pattern to avoid unnecessary computations and memory accesses. Either of these approaches leads to rather difficult hardware implementations, due to their configurability and adaptive nature. As a consequence, two different but quite configurable architectures are proposed in this paper. While the first architecture reflects an innovative mechanism to implement motion estimation processors that support fast but regular search algorithms, the second architecture makes use of an application specific instruction set processor (ASIP) platform, capable of implementing most data-adaptive algorithms that have been proposed in the last few years. Despite their different natures, these two architectures provide highly configurable hardware platforms for real-time motion estimation. By considering a wide set of fast and adaptive algorithms, the efficiency of these two architectures was compared and several motion estimators were synthesized in a Virtex-II Pro XC2VP30 FPGA from Xilinx, integrated within a ML310 development platform. Experimental results show that the proposed architectures can be easily reconfigured in run-time to implement a wide set of real-time motion estimation algorithms.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7

Similar content being viewed by others

References

  1. Ang, S., Constantinides, G., Luk, W., Cheung, P.: The cost of data dependence in motion vector estimation for reconfigurable platforms. In: Proceedings of the International Conference on Field Programmable Technology—FPT’2006, IEEE, pp. 333–336 (2006)

  2. ARM: OptimoDE Data Engines. http://www.arm.com/products/DataEngines. ARM Ltd (2007)

  3. Banakar, R., Steinkeand, S., Lee, B., Balakrishnan, M., Marwedel, P.: Scratchpad memory: a design alternative for cache on-chip memory in embedded systems. In: 10th International Symposium on Hardware/Software Codesign—CODES 2002, IEEE, pp. 73–78 (2002)

  4. Bhaskaran V., Konstantinides K.: Image and Video Compression Standards: Algorithms and Architectures, 2nd edn. Kluwer, Dordrecht (1997)

    Google Scholar 

  5. Burns, G., Jacobs, M., Lindwer, M., Vandewiele, B.: Silicon Hive’s Scalable and Modular Architecture Template for High-Performance Multi-Core Systems. Silicon Hive (2006)

  6. Chao, W., Hsu, C., Chang, Y., Chen, L.: A novel hybrid motion estimator supporting diamond search and fast full search. In: IEEE International Symposium on Circuits and Systems 2002—ISCAS 2002, IEEE, pp. 492–495 (2002)

  7. Dias, T., Roma, N., Sousa, L.: Low power distance measurement unit for real-time hardware motion estimators. In: International Workshop on Power and Timing Modeling, Optimization and Simulation—PATMOS’2006. Lecture Notes in Computer Science, vol. 4148, pp. 247–255. Springer, Berlin (2006)

  8. Dias, T., Momcilovic, S., Roma, N., Sousa, L.: Adaptive motion estimator for autonomous video devices. EURASIP J. Embed. Syst. (2007)

  9. Jehng, Y., Chen, L., Chiueh, T.: An efficient and simple VLSI tree architecture for motion estimation algorithms. IEEE Trans. Signal Process. 41(2), 889–900 (1993)

    Article  Google Scholar 

  10. Joint Video Team of ITU-T and ISO/IEC JTC1: ITU-T Recommendation H.264, “Advanced video coding for generic audiovisual services”. ITU-T (2003)

  11. Komarek, T., Pirsch, P.: Array architectures for block matching algorithms. IEEE Trans. Circuits Syst. 36(10), 1301–1308 (1989)

    Article  Google Scholar 

  12. Kuzmanov, G., Gaydadjiev, G., Vassiliadis, S.: The molen media processor: design and evaluation. In: Proceedings of the International Workshop on Application Specific Processors—WASP’2005, pp. 26–33 (2005)

  13. Mei, B., Vernalde, S., Verkest, D., Man, H., Lauwereins, R.: ADRES: an architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In: 3rd International Conference on Field Programmable Logic Applications—FPL 2003, IEEE, pp. 61–70 (2003)

  14. PACT (2006) XPP-III Processor Overview: White Paper. PACT XPP Technologies

  15. Ribeiro, M., Sousa, L.: A run-time reconfigurable processor for video motion estimation. In: 17th International Conference on Field Programmable Logic and Applications (FPL), IEEE (2007)

  16. Roma, N., Sousa, L.: Efficient and configurable full search block matching processors. IEEE Trans. Circuits Syst. Video Technol. 12(12), 1160–1167 (2002)

    Article  Google Scholar 

  17. Sima, M., Cotofana, S., Eijndhoven, J., Vassiliadis, S., Vissers, K.: An 8 × 8 IDCT implementation on an FPGA-augmented trimedia. In: Proceedings of the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2001) (2001)

  18. Telenor: TMN (test model near term)—(H.263) encoder/decoder, version 2.0, source code. Telenor Research and Development, Norway (1996)

  19. Tourapis, A., Au, O., Liou, M.: Predictive motion vector field adaptive search technique (PMVFAST)—enhancing block based motion estimation. In: Proceedings of SPIE—Visual Communications and Image Processing (VCIP), San Jose, CA, pp 883–892 (2001)

  20. Xilinx ML310 User Guide for Virtex-II Pro Embedded Development Platform v1.1.1. Xilinx, Inc. (2004)

Download references

Acknowledgments

This work has been supported by the POSI program and the Portuguese Foundation for Science and for Technology (FCT) under the research project Adaptive H.264/AVC Motion Estimation Processor for Mobile and Battery Supplied Devices (AMEP) POSI/EEA-CPS/60765/2004.

Author information

Authors and Affiliations

  1. SiPS, INESC-ID/ ISEL, Rua Alves Redol 9, 1000-029, Lisbon, Portugal

    Tiago Dias

  2. SiPS, INESC-ID/ IST, Rua Alves Redol 9, 1000-029, Lisbon, Portugal

    Nuno Roma & Leonel Sousa

  3. SiPS, INESC-ID, Rua Alves Redol 9, 1000-029, Lisbon, Portugal

    Miguel Ribeiro

Authors
  1. Tiago Dias
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Nuno Roma
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Leonel Sousa
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Miguel Ribeiro
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Leonel Sousa.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Dias, T., Roma, N., Sousa, L. et al. Reconfigurable architectures and processors for real-time video motion estimation. J Real-Time Image Proc 2, 191–205 (2007). https://doi.org/10.1007/s11554-007-0049-6

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11554-007-0049-6

Keywords

Search

Navigation