Skip to main content
SpringerLink
Log in

A co-processed contour tracing algorithm for a smart camera

  • Special Issue
  • Published:
Journal of Real-Time Image Processing Aims and scope Submit manuscript

Abstract

This paper describes a new approach for a contour-tracing algorithm targeting a low-power smart camera for industrial inspection. This embedded system consists of the three major components: CMOS sensor, FPGA and microprocessor. By analysing a linear-time algorithm used for simultaneously labelling connected components and their contours, two independent tasks could be identified. By efficiently assigning these two parts to the FPGA and the microprocessor achieving high-speed real-time operation is possible. The novelty of the proposed method is the development of a sequential co-processing algorithm for the FPGA. A Contour-Neighbourhood 3 × 3 filter kernel for converting the grey-level data to an intermediate representation containing directional information was added into an FPGA image-processing design. This pre-processed data is then provided to a software component which is executed on a microprocessor. The final result of this analysis is a sorted list of contour points for each object in the image. Further increases of the data throughput and the workload of the hardware resources are achievable by pipelining the subtasks of consecutive images. The runtime behaviour of this parallel operation is sufficient for meeting the real-time requirements of an industrial 2D measurement system.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13

Similar content being viewed by others

References

  1. Chang, F., Chen, C.J.: A component-labeling algorithm using contour tracing technique. In: Proceedings of the seventh international conference on document analysis and recognition, pp. 741–745 (2003)

  2. Chang, F., Chen, C.J., Lu, C.J.: A linear-time component-labeling algorithm using contour tracing technique. Comput. Vis. Image Underst. 93(2), 206–220 (2004). doi:10.1016/j.cviu.2003.09.002

    Article  Google Scholar 

  3. Haig, T.D., Attikiouzel, Y.: An improved algorithm for border following of binary images. In: Proceedings of the 1989 European conference on circuit theory and design, pp. 118–122 (1989)

  4. Hedberg, H.: Image processing architectures for binary morphology and labeling. PhD thesis, The Department of Electrical and Information Technology, Lund University (2008)

  5. Hedberg, H., Kristensen, F., Owall, V.: Implementation of a labeling algorithm based on contour tracing with feature extraction. In: Proceedings of the 2007 IEEE international symposium on circuits and systems (ISCAS), pp. 1101–1104 (2007)

  6. Ma, N., Bailey, D., Johnston, C.: Optimised single pass connected components analysis. In: Proceedings of the 2008 international conference on ICECE technology, pp. 185–192 (2008). doi:10.1109/FPT.2008.4762382

  7. Marvell Technology Group Ltd. http://www.marvell.com (2009)

  8. Pavlidis, T.: Algorithms for graphics and image processing. Computer Science Press (1982)

  9. Ratnayake, K., Amer, A.: A real-time implementation of chaotic contour tracing and filling of video objects on reconfigurable hardware. In: Proceedings of the 2007 IEEE international conference on systems, man and cybernetics ISIC., pp. 1089–1094 (2007). doi:10.1109/ICSMC.2007.4414062

  10. Ratnayake, K., Amer, A.: Sequential, irregular and complex object contour tracing on fpga. In: Proceedings of the 2007 IEEE international conference on image processing ICIP, pp. 165–168 (2007). doi:10.1109/ICIP.2007.4379791

  11. Rosenfeld, A.., Kak, A.C.: Digital picture processing. Academic Press Inc., Orlando, FL, USA (1982)

    Google Scholar 

  12. Suzuki, S., Be, K.: Topological structural analysis of digitized binary images by border following. Comput. Vis. Graph. Image Process. 30(1), 32–46 (1985). doi:10.1016/0734-189X(85)90016-7

    Article  Google Scholar 

  13. Trein, J., Schwarzbacher, A.T., Hoppe, B., Noffz, K.H., Trenschel, T.: Development of a FPGA based real-time blob analysis circuit. In: Proceedings of the 2007 international conference on system and safety (2007)

  14. van Dyck, W., Smodič, R., Hufnagl, H., Berndorfer, T.: High-speed jpeg coder implementation for a smart camera. J. Real-Time Image Process. 1(1), 63–68 (2006). doi:10.1007/s11554-006-0012-y

    Article  Google Scholar 

  15. XILINX Inc. http://www.xilinx.com (2009)

Download references

Author information

Authors and Affiliations

  1. Automation and Control Institute (ACIN), Vienna University of Technology, Gusshausstrasse 27-29 / E376, 1040, Vienna, Austria

    Harald Jordan

  2. Festo Ges.m.b.H, Linzer Strasse 227, 1140, Vienna, Austria

    Walter van Dyck & Rene Smodič

Authors
  1. Harald Jordan
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Walter van Dyck
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Rene Smodič
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Harald Jordan.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Jordan, H., van Dyck, W. & Smodič, R. A co-processed contour tracing algorithm for a smart camera. J Real-Time Image Proc 6, 23–31 (2011). https://doi.org/10.1007/s11554-010-0182-5

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11554-010-0182-5

Keywords

Search

Navigation