Zusammenfassung
Heute bedrohen Risiken wie Produktpiraterie und Industriespionage Technologiekonzerne mehr denn je. Weder wertvoll aufgebautes Know-How noch kostspielige Eigenentwicklungen dürfen in die Hände der Konkurrenz geraten. Über Gewinner und Verlierer dieses Wettkampfs entscheidet häufig, ob die Schutzmechanismen der verwendeten Baugruppen halten, was die Hersteller versprechen. In diesem Beitrag untersuchen wir am Beispiel von Xilinx Bauelementen, wie sich die Bitstromverschlüsselung zum Schutz der FPGA Konfiguration in der Praxis bewährt. Wir zeigen, wie sich mittels Seitenkanalanalyse sogar mit dem hochsicheren AES-256 geschützte Inhalte entschlüsseln lassen.
This is a preview of subscription content, log in via an institution to check access.
Literatur
ALTERA. Using the Design Security Feature in Stratix II and Stratix II GX Devices (AN 341 version 2.3). Technical report, August 2009. http://www.altera.com/literature/an/an341.pdf.
E. Brier, C. Clavier, and F. Olivier. Correlation Power Analysis with a Leakage Model. In CHES 2004, volume 3156 of LNCS, pages 16–29. Springer, 2004.
W. J. Broad, J. Markoff, and D. E. Sanger. Israeli Test on Worm Called Crucial in Iran Nuclear Delay. Technical report, New York Times, January 2011. http://www.nytimes.com/2011/01/16/world/middleeast/16stuxnet.html.
O. Coudert. Why FPGA startups keep failing, 2009. FPGA market shares according to Gartner Inc, 2008.
S. Drimer. Security for volatile FPGAs. Technical Report UCAM-CL-TR-763, University of Cambridge, Computer Laboratory, Novembre 2009. ISSN 1476-2986. http://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-763.pdf.
P. Kocher, J. Jaffe, and B. Jun. Differential Power Analysis. In CRYPTO 99, volume 1666 of LNCS, pages 388–397. Springer, 1999.
R. Krueger. Application Note XAPP766: Using High Security Features in Virtex-II Series FPGAs. Technical report, XILINX, 2004. http://www.xilinx.com/support/documentation/application_notes/xapp766.pdf.
A. Lesea. IP Security in FPGAs, White Paper WP261. Technical report, XILINX, February 2007.
NIST. FIPS-46-3: Data Encryption Standard (DES), 1999.
Amir Moradi, Alessandro Barenghi, Timo Kasper and Christof Paar. On the Vulnerability of FPGA Bitstream Encryption against Power Analysis Attacks — Extracting Keys from Xilinx Virtex-II FPGAs, ACM CCS 2011. To appear: A draft version is available in the Cryptology ePrint Archive, Report 2011/390 http://eprint.iacr.org/
J.-B. Note and E. Rannaud. From the bitstream to the netlist. In M. Hutton and P. Chow, editors, 16th International Symposium on Field Programmable Gate Arrays, FPGA 2008. ACM, 2008.
S. B. Ors, E. Oswald, and B. Preneel. Power-Analysis Attacks on an FPGA — First Experimental Results. In CHES 2003, volume 2779 of LNCS, pages 35–50. Springer, 2003.
Side-channel Attack Standard Evaluation Board (SASEBO). http://www.rcis.aist.go.jp/special/SASEBO/.
F.-X. Standaert, S. B. Ors, J.-J. Quisquater, and B. Preneel. Power Analysis Attacks Against FPGA Implementations of the DES. In FPL 2004, volume 3203 of LNCS, pages 84–94. Springer, 2004.
Studiengänge IT-Sicherheit des Horst Görtz Instituts an der Ruhr-Universität Bochum, http://www.ei.rub.de/studium/its/
A. Telikepalli. Is Your FPGA Design Secure? XCell Journal, XILINX, Fall 2003.
C. W. Tseng. Lock Your Designs with the Virtex-4 Security Solution. XCell Journal, XILINX, Spring 2005.
T. J. Wollinger, J. Guajardo, and C. Paar. Security on FPGAs: State-of-the-art implementations and attacks. ACM Transactions in Embedded Computing Systems (TECS), 3(3):534–574, 2004.
XILINX. Virtex-2 Platform FPGA User Guide (UG002 version 2.2). Technical report, November 2007. http://www.xilinx.com/support/documentation/user_guides/ug002.pdf.
XILINX. Virtex-II Pro and Virtex-II Pro X FPGA User Guide. Technical report, 2007. http://www.xilinx.com/support/documentation/user_guides/ug012.pdf.
XILINX. Virtex-II Pro Platform FPGAs: Complete Data Sheet (DS 083 version 4.7). Technical report, November 2007. http://www.xilinx.com/support/documentation/data_sheets/ds083.pdf.
D. Ziener, S. Assmus, and J. Teich. Identifying FPGA IP-Cores Based on Lookup Table Content Analysis. In FPL 2006, pages 1–6. IEEE, 2006.
Additional information
Dipl.-Ing. Markus Kasper Wiss. Mitarbeiter am Lehrstuhl für Embedded Security, Ruhr-Universität Bochum (HGI)
Dipl. -Ing. Timo Kasper Wiss. Mitarbeiter am Lehrstuhl für Embedded Security Ruhr-Universität Bochum (HGI)
Dr.-Ing. Amir Moradi Wiss. Mitarbeiter am Lehrstuhl für Embedded Security, Ruhr-Universität Bochum (HGI)
Prof. Dr.-Ing. Christof Paar Inhaber des Lehrstuhls für Embedded Security, Ruhr-Universität Bochum (HGI)
Rights and permissions
About this article
Cite this article
Kasper, M., Kasper, T., Moradi, A. et al. Praktische Angriffe auf die Bitstromverschlüsselung von Xilinx FPGAs. DuD 35, 779–785 (2011). https://doi.org/10.1007/s11623-011-0185-9
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11623-011-0185-9