Skip to main content
Log in

A novel mapping algorithm for three-dimensional network on chip based on quantum-behaved particle swarm optimization

  • Research Article
  • Published:
Frontiers of Computer Science Aims and scope Submit manuscript

Abstract

Mapping of three-dimensional network on chip is a key problem in the research of three-dimensional network on chip. The quality of the mapping algorithm used directly affects the communication efficiency between IP cores and plays an important role in the optimization of power consumption and throughput of the whole chip. In this paper, basic concepts and related work of three-dimensional network on chip are introduced. Quantum-behaved particle swarm optimization algorithm is applied to the mapping problem of three-dimensional network on chip for the first time. Simulation results show that the mapping algorithm based on quantum-behaved particle swarm algorithm has faster convergence speed with much better optimization performance compared with the mapping algorithm based on particle swarm algorithm. It also can effectively reduce the power consumption of mapping of three-dimensional network on chip.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Chen Y, Hu J, Ling X. Study on three-dimensional network on chip. Telecommunications Science, 2009, 25(4): 39–44

    Google Scholar 

  2. Magarshack P, Paulin P G. System-on-chip beyond the nanometer wall. In: Proceedings of the 40th Annual Design Automation Conference. 2003, 419–424

    Google Scholar 

  3. Dally W J, Towles B. Route packets, not wires: on-chip interconnection networks. In: Proceedings of the 38th Design Automation Conference. 2001, 684–689

    Google Scholar 

  4. Benini L, De Micheli G. Networks on chips: a new SoC paradigm. IEEE Computer, 2002, 35(1): 70–78

    Article  Google Scholar 

  5. Kang A B. The ITRS design technology and system drivers roadmap: process and status. In: Proceedings of the 50th Design Automation Conference. 2013, 1–6

    Google Scholar 

  6. Palesi M, Daneshtalab M. Routing Algorithms in Network-on-Chip. New York: Springer, 2014

    Book  Google Scholar 

  7. Xiang D, Liu G, Chakrabarty K, Fujiware H. Thermal-aware test scheduling for NOC-based 3D integrated circuits. In: Proceedings of the 21st IFIP/IEEE International Conference on Very Large Scale Integration. 2013, 96–101

    Google Scholar 

  8. Rahmani A M, Vaddina K R, Latif K, Liljeberg P, Plosila J, Tenhunen H. Design and management of hign-performance, reliable and thermalaware 3D network-on-chip. IET Circuits, Devices & Systems, 2012, 6(5): 308–321

    Article  Google Scholar 

  9. Hassanpourn N, Hessabi S, Hamedani P K. Temperature control in three-network on chips using task migration. IET Computers & Digital Techniques, 2013, 7(6): 274–281

    Article  Google Scholar 

  10. Cheng Y, Zhang L, Han Y, Li X. Thermal-constrained task allocation for interconnect energy reduction in 3-D homogeneous MPSoCs. IEEE Transactions on Very Large Scale Integration Systems, 2013, 21(2): 239–249

    Article  Google Scholar 

  11. Wang J, Li L, Yi W. A dynamic ant colony optimization algorithm for 3D NoC mapping. Journal of Computer-Aided Design & Computer Graphics, 2011, 23(9): 1614–1620

    Google Scholar 

  12. Wang J, Li L, Pan H, He S, Zhang R. Latency-aware mapping for 3D NoC using rank-based multi-objective genetic algorithm. In: Proceedings of the 9th IEEE International Conference on ASIC. 2011, 413–416

    Google Scholar 

  13. Sahni S, Gonzales T. P-complete approximation problems. Journal of the ACM, 1976, 23(3): 555–565

    Article  MathSciNet  MATH  Google Scholar 

  14. Yang W. Study on low-power mapping of network on chip. Modern Computer, 2015, 3(3): 10–13

    Google Scholar 

  15. Sahu P, Chattopadhyay S. A survey on application mapping strategies for network-on-chip design. Journal of Systems Architecture, 2013, 59(2013): 60–76

    Article  Google Scholar 

  16. Yang W, Zhang Z, Liu Y. Improved particle swarm optimization algorithm based mapping algorithm for 3D-Mesh CMP. Application Research of Computers, 2013, 30(5): 1345–1348

    Google Scholar 

  17. Matsutani H, Koibuchi M, Amano H. Tightly-coupled multi-layer topologies for 3-D NoCs. In: Proceedings of International Conference on Parallel Processing. 2007

    Google Scholar 

  18. Kennedy J, Eberhart R C. Particle Swarm optimization. In: Proceedings of IEEE International Conference on Neural Networks. 1995, 1942–1948

    Chapter  Google Scholar 

  19. Heppner F, Grenander U. A stochastic nonlinear model for coordinated bird rocks. The Ubiquity of Chaos, 1990

    Google Scholar 

  20. Wang D W, Wang J W, Wang H F, Zheng R, Guo Z. Intelligent Optimization Methods. Beijing: Higher Education Press, 2007

    Google Scholar 

  21. Sun J. Study on Quantum-Behaved Particle Swarm Optimization Algorithm. Jiangnan University, 2009

    Google Scholar 

  22. Van Den Bergh F. An analysis of particle swarm optimizers. Particle Swarm Optimization, 2002

    Google Scholar 

  23. Wang F. Analysis of key characteristics of through-silicon-via (TSV)-based three-dimensional integrated circuits (3D ICs). Dissertation for the Doctoral Degree. Xi’an: Xidian University, 2014

    Google Scholar 

  24. Kim J, Pak J S, Cho J, Song E, Cho J, Kim H, Song T, Lee J, Lee H, Park K, Yang S, Suh M, Byun K, Kim J. High-frequency scalable electrical model and analysis of a through silicon via (TSV). IEEE Transactions On Components, Packaging and Manufacturing Technology, 2011, 1(2): 181–195

    Article  Google Scholar 

  25. Jheng K Y, Chao C H, Wang H Y, Wu A Y. Traffic-thermal mutualcoupling co-simulation platform for three-dimensional Network-on-Chip. In: Proceedings of International Symposium on VLSI Design Automation and Test. 2010, 135–138

    Google Scholar 

  26. Dick R P, Rhodes D L, Wolf W. TGFF: task graphs for free. In: Proceedings of the 6th International Workshop on Hardware/Software Code Sign. 1998, 97–101

    Google Scholar 

Download references

Acknowledgements

This work was supported by the National Natural Science Foundation of China (NSFC) (Grant No. 61272006).

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Dakun Zhang.

Additional information

Cui Huang received the BS degree in software engineering from Tianjin Polytechnic University (TJPU), China in 2013. She is currently pursuing the MS degree in School of Computer Science and Software Engineering, TJPU. Her main research interest now is 3D Networks-on-Chip.

Dakun Zhang received PhD degree in electronic engineering from Northeastern University, China in 2004. Since 2005, she has been a professor with the Department of Computer, School of Computer Science and Software Engineering, Tianjin Polytechnic University, China. Prof. Zhang is a member of the editorial board of the core journal of “Computer Science and Exploration” and the director of Tianjin Institute of Graphic. She is also the reviewer of the core journal of “Journal of Chinese Computer Systems”. She has recently published more than 20 articles. Her research interests include 3D Networks-on-Chip, combinational algorithm design, etc.

Guozhi Song received the PhD degree in electronic engineering from Queen Mary, University of London, UK in 2009. Since 2012, he has been an associate professor with the Department of Networks, School of Computer Science and Software Engineering, Tianjin Polytechnic University, China. He is the author of more than 40 articles, and more than 10 inventions. His research interests include 3D Networks-on-Chip, heterogeneous wireless network integration and queueing theory. Dr. Song is a member of IEEE and ACM.

Electronic supplementary material

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Huang, C., Zhang, D. & Song, G. A novel mapping algorithm for three-dimensional network on chip based on quantum-behaved particle swarm optimization. Front. Comput. Sci. 11, 622–631 (2017). https://doi.org/10.1007/s11704-016-5196-0

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11704-016-5196-0

Keywords

Navigation