Skip to main content

Advertisement

SpringerLink
Log in

VLSI implementation of an area and energy efficient FFT/IFFT core for MIMO-OFDM applications

  • Published:
Annals of Telecommunications Aims and scope Submit manuscript

Abstract

This research article presents an implementation of high-performance Fast Fourier Transform (FFT) and Inverse Fast Fourier Transform (IFFT) core for multiple input multiple output-orthogonal frequency division multiplexing (MIMO-OFDM)-based applications. The radix-2 butterflies are implemented using arithmetic optimization technique which reduces the number of complex multipliers involved. High-performance approximate multipliers with negligible error rate are used to eliminate the power-consuming complex multipliers in the radix-2 butterflies. The FFT/IFFT prototype using the proposed high-performance butterflies are implemented using Altera Quartus EP2C35F672C6 Field Programmable Gate Array (FPGA) which yields 40% of improved logic utilization, 33% of improved timing parameters, and 14% of improved throughput rate. The proposed optimized radix-2-based FFT/IFFT core was also implemented in 45-nm CMOS technology library, using Cadence tools, which occupies an area of 143.135 mm2 and consumes a power of 9.10 mW with a maximum throughput of 48.44 Gbps. Similarly, the high-performance approximate complex multiplier-based optimized FFT/IFFT core occupies an area of 64.811 mm2 and consumes a power of 6.18 mW with a maximum throughput of 76.44 Gbps.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10

Similar content being viewed by others

References

  1. Fonseca M, Costa E, Martins J (2011) Implementation of pipelined butterflies from Radix-2 FFT with decimation in time algorithm using efficient adder compressors. Proceedings of 2nd IEEE Latin American Symposium on Circuits and Systems (LASCAS)

  2. Takala T, Punkka K (2005) Butterfly unit supporting Radix-4 and Radix-2 FFT. Proceedings of the 2005 International TICSP Workshop on Spectral Methods and Multirate Signal Processing, SMMSP 2005 30:47–54

    Google Scholar 

  3. Costa E, Monteiro J, Bampi S (2003) Gray encoded arithmetic operators applied to FFT and FIR dedicated datapaths. In: 12th International Conference on Very Large Scale Integration (VLSI-SoC), pp 307–312

    Google Scholar 

  4. Laguri N, Anusudha K (2014) VLSI implementation of efficient split radix FFT based on distributed arithmetic. In: IEEE Intonference on Green Computing Communication and Electrical Engineering (ICGCCEE), pp 1–5

  5. Lin J, Chung H (2013) The split-radix fast Fourier transforms with radix-4 butterfly units. In: IEEE Signal and Information Processing Association Annual Summit and Conference (APSIPA), pp 1–5

    Google Scholar 

  6. Qian Z, Nasiri N, Segal O, Margala M (2014) FPGA implementation of low-power split-radix FFT processors. In: 24th IEEE International Conference on Field Programmable Logic and Applications (FPL), pp 1–2

    Google Scholar 

  7. Sheng-Yeng K-T, Chao-Ming, Yuan-Hao (2010) Energy-efficient 128∼2048/1536-point FFT processor with resource block mapping for 3GPP-LTE system. In: The 2010 International Conference on Green Circuits and Systems, Shanghai, pp 14–17

    Chapter  Google Scholar 

  8. C. Chen, C. Hung and Y. Huang, An energy-efficient partial FFT processor for the OFDMA communication system in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 57, no. 2, pp. 136–140, 2010

  9. Patil MS, Chhatbar TD, Darji AD (2010) An area efficient and low power implementation of 2048 point FFT/IFFT processor for mobile WiMAX. In: 2010 International Conference on Signal Processing and Communications (SPCOM), Bangalore, pp 1–4

    Google Scholar 

  10. S. Tang, J. Tsai and T. Chang, "A 2.4-GS/s FFT processor for OFDM-based WPAN applications," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 57, no. 6, pp. 451–455, 2010

  11. J. Chen, J. Hu, S. Lee and G. E. Sobelman, "Hardware efficient mixed Radix-25/16/9 FFT for LTE systems," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 23, no. 2, pp. 221–229, 2015

  12. C. Yu and M. Yen, "Area-efficient 128- to 2048/1536-point pipeline FFT processor for LTE and Mobile WiMAX systems," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 23, no. 9, pp. 1793–1800, 2015

  13. Raja J, Mangaiyarkarasi P, Moorthi K (2015) Area efficient low power high performance cached FFT processor for MIMO OFDM application. Int J Appl Eng Res 10:11853–11868

    Google Scholar 

  14. Kala S, Nalesh S, Nandy SK, Narayan R (2013) Design of a low power 64 point FFT architecture for WLAN applications. In: 2013 25th International Conference on Microelectronics (ICM), Beirut, pp 1–4

    Google Scholar 

  15. Liu W, Qian L, Wang C, Jiang H, Han J, Lombardi F (Aug. 2017) Design of approximate radix-4 booth multipliers for error-tolerant computing. IEEE Trans Comput 66(8):1435–1441

    Article  MathSciNet  Google Scholar 

  16. Momeni A, Han J, Montuschi P, Lombardi F (Apr. 2015) Design and analysis of approximate compressors for multiplication. IEEE Trans Comput 64(4):984–994

    Article  MathSciNet  Google Scholar 

  17. Kulkarni P, Gupta P, Ercegovac MD (2011) Trading accuracy for power in a multiplier architecture. J Low Power Electron 7(4):490–501

    Article  Google Scholar 

  18. Lin C-H, Lin C (2013) High accuracy approximate multiplier with error correction. In: Proc. IEEE 31st Int. Conf. Comput. Design, pp 33–38

    Google Scholar 

  19. Bansal Y, Madhu C (2016) A novel high-speed approach for 16_16 vedic multiplication with compressor adders. Comput. Elect. Eng 49:39–49

    Article  Google Scholar 

  20. Esposito D, Strollo AGM, Napoli E, De Caro D, Petra N Approximate multipliers based on new approximate compressors. In: IEEE Transactions on Circuits and Systems I: Regular Papers. https://doi.org/10.1109/TCSI.2018.2839266

  21. Yang T, Ukezono T, Sato T (2017) Low-Power and High-Speed Approximate Multiplier Design with a Tree Compressor. In: 2017 IEEE international conference on computer design (ICCD), Boston, MA, pp 89–96

    Chapter  Google Scholar 

  22. Lin YT, Tsai PY, Chiueh TD (2005) Low-power variable-length fast fourier transform processor. IEEE Proc Comput Digit Tech 152:499–506

    Article  Google Scholar 

  23. Cooley J, Tukey J (1965) An algorithm for the machine calculation of the complex fourier series. Mathematical Computation 19:297–301

    Article  MathSciNet  Google Scholar 

  24. Chiueh TD, Tsai PY (2007) OFDM baseband receiver design for wireless communications. Wiley, New York

    Book  Google Scholar 

  25. Chen CM, Hung CC, Huang YH (2010) An energy-efficient partial FFT processor for the OFDMA communication system. IEEE Trans Circuits Syst II Exp Briefs 57:136–140

    Article  Google Scholar 

  26. Konguvel E, Kannan M (2018) A survey on FFT/IFFT processors for next generation telecommunication systems. Journal of Circuits, Systems and Computers 27(03):1830001

    Article  Google Scholar 

  27. Konguvel E, Kannan M (2019) Hardware implementation of FFT/IFFT algorithms incorporating efficient computational elements. Journal of Electrical Engineering & Technology, Springer, 2093–7423 04(4):1717–1721

    Google Scholar 

  28. Manuel BR, Konguvel E, Kannan M (2017) An Area Efficient High Speed Optimized FFT algorithm. In: Proc. of 2017 4thIEEE International Conference on Signal Processing, Communications and Networking (ICSCN’17), Chennai, pp 1–5, 16–18 March

    Google Scholar 

  29. K. Yang, S. Tsai and G. C. H. Chuang, "MDC FFT/IFFT processor with variable length for MIMO-OFDM systems," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 21, no. 4, pp. 720–731, 2013

  30. Cho T, Lee H (2013) A high-speed low-complexity modified radix-25 FFT processor for high rate WPAN applications. IEEE Trans Very Large Scale Integr 21:187–191

    Article  Google Scholar 

  31. S. Huang and S. Chen, "A high-throughput Radix-16 FFT processor with parallel and normal input/output ordering for IEEE 802.15.3c systems," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 59, no. 8, pp. 1752–1765, 2012

  32. Huang S, Chen S (2010) A green FFT processor with 2.5-GS/s for IEEE 802.15.3c (WPANs). In: The 2010 International Conference on Green Circuits and Systems, Shanghai, pp 9–13

    Chapter  Google Scholar 

  33. Ahmed T, Garrido M, Gustafsson O (2011) A 512-point 8-parallel pipelined feedforward FFT for WPAN. In: 2011 Conference Record of the Forty Fifth Asilomar Conference on Signals, Systems and Computers (ASILOMAR), Pacific Grove, CA, pp 981–984

    Chapter  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electronics Engineering, Madras Institute of Technology Campus, Anna University, Chennai, 600004, India

    Konguvel Elango & Kannan Muniandi

Authors
  1. Konguvel Elango
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Kannan Muniandi
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Konguvel Elango.

Additional information

Publisher’s note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Elango, K., Muniandi, K. VLSI implementation of an area and energy efficient FFT/IFFT core for MIMO-OFDM applications. Ann. Telecommun. 75, 215–227 (2020). https://doi.org/10.1007/s12243-019-00742-6

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s12243-019-00742-6

Keywords

Search

Navigation