Abstract
High speed communication and application requirements are rapidly increasing, and the quality of physical layer is more and more important to realize real reliable communications. It requires accurate and reliable hardware devices, or else communications may be unstable and unsure. In this paper, we focus on the high speed network hardware integrated circuit systems to obtain good electrical, mechanical and procedural characters. Very large scale integrations (VLSI) form the basis for the implementation of high-performance, low-power, and low-cost wireless computing and mobile application systems. In integrated circuit (IC) design flow, distributed electromagnetic effects at high frequencies become prominent and decisively impact overall IC performance. To solve this problem, this paper presents an electronic design automation tool capable of automatic capacitance extraction for IC interconnections. This tool integrates electromagnetic field based two-dimensional (2-D) and three-dimensional (3-D) interconnect capacitance extraction solvers. It can be used for VLSI parasitic capacitance parameters extraction. The system architecture, capacitance extraction process flow and some important data structures will be discussed. Some extraction experimental results will demonstrate the accuracy and high efficiency of our 2-D and 3-D solvers.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Bächtold M, Spasojevic M, Lage C, Ljung PB (2000) A system for full-chip and critical net parasitic extraction for ULSI interconnects using a fast 3-D field solver. IEEE Trans Comput Aided Design Integr Circuits Syst 19:325–338
Cao W, Harrington RF, Mautz JR, Sarkar TK (1984) Multiconductor transmission lines in multilayered dielectric media. IEEE Trans MIT 32:4
Greengard L (1998) The rapid evaluation of potential fields in particle systems. MIT press, Cambridge
Greengard L, Rohklin V (1987) A fast algorithm for particle simulations. J Comp Phys 73:325–348
Hong W, Sun WK, Dai WM (1996) Fast capacitance extraction of multilayer and multiconductor interconnects using geometry independent measured equation of invariance. IEEE MCMC 96
ITRS (2008) International technology roadmap for semiconductors 2008 update, http://www.itrs.net/Links/2008ITRS/Home2008.htm Semiconductors Industry Assoc. and SEMATECH
Jin RH, Cao Y, Li ZF (1997) Fast parameter extraction for multiconductor interconnects in multilayered dielectric media using mixture of equivalent source and measured equation of invariance. IEEE Trans on CPMT 20: 3
Kapur S, Long DE (1997) IES3: a fast integral equation solver for efficient 3-dimensional extraction. In: Proceedings of 1997 ICCAD, pp 448–455
Kapur S, Zhao J (1997) A fast method of moments solver for efficient parameter extraction of MEMS. In: Proceedings of 34th design automation conference, pp 141–146
Le Coz YL, Iverson RB (1992) A stochastic algorithm for high speed capacitance extraction in integrated circuits. Solid State Electron 35(7):1005–1012
Nabors K, White J (1991) Fastcap: a multipole accelerated 3-D capacitance extraction program. IEEE Trans Comput Aided Design Integr Circuit Syst 10(11):1444–1459
Nabors K, White J (1992) Multipole-accelerated capacitance extraction algorithms for 3-D structures with multiple dielectrics. IEEE Trans Circuit and Syst 1 Fundam Theory Appl 39:946–954
Nabors K, Kim S, White J (1992) Fast capacitance extraction of general three-dimensional structures. IEEE Trans Microw Theory Tech 40(7):1496–1506
Pan GW, Wang G, Gilbert BK (1992) Edge effect enforced boundary element analysis of multilayered transmission lines. IEEE Trans Circuits Syst I Fundam Theory Appl 39:955–963
Phillips JR, White J (1994) A pre-corrected FFT method for capacitance extraction of complicated 3-D structures. In: Proceedings of 1994 ICCAD, pp 268–271
Saad Y, Schultz MH (1986) GMRES: a generalized minimal residual algorithm for solving nonsymmetric linear systems. SIAM J Sci Stat Comput 7:856–869
Shi W, Liu J, Kakani N, Yu T (1998) A fast hierarchical algorithm for 3-D capacitance extraction. In: Proceedings of 35th design automation conference
Shi W, Liu J, Kakani N, Yu T (2002) A fast hierarchical algorithm for three-dimensional capacitance extraction. IEEE Trans CAD IC Syst 21(3):330–336
Strasser E, Selberherr S (1995) Algorithms and models for cellular based topography simulation. IEEE Trans Comput Aided Design 14:1104–1114
Tausch J, White J (1999) A multiscale method for fast capacitance extraction. In: Proceedings of DAC, pp 537–542
Xiong N, Vasilakos AV, Yang LT, Song L, Yi P, Kannan R, Li Y (2009) Comparative analysis of quality of service and memory usage for adaptive failure detectors in healthcare systems. IEEE J Sel Areas Commun 27(4):495–509
Zheng J, Li ZF (1998) Efficient parameter computation of 2-D multiconductor interconnection lines in layered media by convergence acceleration of dielectric Green’s function via Pade approximation. IEEE Trans MIT 46:9
Zhu QK (2002) Interconnect RC and layout extraction for VLSI. Trafford Publishing, Canada
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Yang, Y., Xiong, N., Vasilakos, A.V. et al. A reliable quick parasitic capacitance extraction tool for the physical layer in communication systems. J Ambient Intell Human Comput 1, 75–83 (2010). https://doi.org/10.1007/s12652-009-0002-6
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s12652-009-0002-6