Skip to main content
Log in

S3CBench: Synthesizable Security SystemC Benchmarks for High-Level Synthesis

  • Published:
Journal of Hardware and Systems Security Aims and scope Submit manuscript

Abstract

This work presents an open-source benchmark suite of synthesizable behavioral descriptions with different types of hardware Trojan. A repository of RT-level benchmarks with different types of Hardware Trojan is available at the Trust-hub (https://www.trust-hub.org/resources/benchmarks). Unfortunately, this benchmark suite misses completely the behavioral abstraction level. This work aims at bridging this gap by providing the first behavioral synthesis benchmark suite in a common language supported by all major HLS vendors (SystemC) which cover most of the hardware Trojan types. The designs have been created in such a way that the hardware Trojan cannot be found using standard software profiling techniques (i.e., 100% code coverage in most of the cases). This work also presents the obfuscated version of the benchmarks which makes it even hard to detect the hardware Trojans using the traditional verification approaches.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7

Similar content being viewed by others

References

  1. Trust hub, https://www.trust-hub.org/resources/benchmarks. Accessed 6th Sept 2016

  2. Shakya B, He T, Salmani H et al (2017) Benchmarking of hardware Trojans and maliciously affected circuits. Journal of hardware and system security. Springer, Berlin

    Google Scholar 

  3. International Technology Roadmap for Semiconductors, http://www.itrs.net/reports.html Accessed 25th Dec 2015

  4. Bhunia S, Abramovici M, Agarwal D et al (2013) Protection against hardware Trojan attacks: towards a comprehensive solution. IEEE Tran Des Test 30(3):6–17

    Article  Google Scholar 

  5. Tehranipoor M, Koushanfar F (2010) A survey of hardware Trojan taxonomy and detection: towards a comprehensive solution. IEEE Des Test Comput 27(1):10–25

    Article  Google Scholar 

  6. Salmani H, Tehranipoor M, Karri R (2013) On design vul-nerability analysis and trust benchmark development. In: IEEE Int. conference on computer design (ICCD). Asheville, pp 39–46

  7. Karri R, Rajendran J, Rosenfeld K, Tehranipoor M (2010) Trustworthy hardware: identifying and classifying hardware Trojans. Computer 43(10):39–46

    Article  Google Scholar 

  8. Coussy P, Morawiec A (2008) High-level synthesis - from algorithm to digital circuit. Springer 7:113–127

    Google Scholar 

  9. Myers GJ (1979) The art of software testing. Wiley, New York. ISBN: 0471043281

    Google Scholar 

  10. Duran JW, Ntafos SC (1984) An evaluation of random testing. IEEE Trans Softw Eng SE-10(4):438–443

    Article  Google Scholar 

  11. Musa JD (1997) Software-reliability-engineered testing practice. In: Proceedings of the 1997 international conference on software engineering, pp 628–629

  12. Chakraborty RS, Wolff F, Paul S, Papachristou C, Bhunia S (2009) MERO: a statistical approach for Hardware Trojan detection. In: Proceedings of the 11th international workshop on cryptographic hardware and embedded systems, ser. CHES. Springer, Berlin, pp 396–410

  13. Bhanga M, Hsiao MS (2010) Trusted RTL: Trojan detection methodology in pre-silicon designs. In: 2010 IEEE international symposium on hardware-oriented security and trust (HOST). Anaheim, pp 56–59

  14. Banga M, Hsiao MS (2009) A novel sustained vector technique for the detection of Hardware Trojans. In: 2009 22nd international conference on VLSI design. New Delhi, pp 327–332

  15. Waksman A, Suozzo M, Sethumadhavan S (2013) FANCI: identification of stealthy malicious logic using Boolean functional analysis. In: Proceedings of the 2013 ACM SIGSAC conference on computer & communications security. ACM, New York, pp 697–708

    Google Scholar 

  16. Xiao K, Zhang X, Tehranipoor M (2013) A clock sweeping technique for detecting hardware trojans impacting circuits delay. IEEE Des Test 30(2):26–34

    Article  Google Scholar 

  17. Wang X, Salmani H, Tehranipoor M, Plusquellic J (2008) Hardware Trojan detection and isolation using current integration and localized current analysis. In: 2008 IEEE international symposium on defect and fault tolerance of VLSI systems. Boston, pp 87–95

  18. Narasimhan S, Du D, Chakraborty RS, Paul S, Wolff F, Papachristou C, Roy K, Bhunia S (2010) Multiple-parameter side-channel analysis: a non-invasive hardware Trojan detection approach. In: 2010 IEEE international symposium on hardware-oriented security and trust (HOST). Anaheim, pp 13–18

  19. Hu K, Nowroz AN, Reda S, Koushanfar F (2013) High-sensitivity hardware Trojan detection using multimodal characterization. In: design, automation test in Europe conference exhibition (DATE). Grenoble, pp 1271–1276

  20. Stunnix C/C++ Obfuscator, http://stunnix.com/. Accessed 15 January 2017

  21. NEC CyberWorkBench, www.cyberworkbench.com. Accessed 5 March 2017

  22. Carrion Schafer B, Mahapatra A (2014) S2CBench: synthesizable SystemC benchmark suite for high-level synthesis. Embedded Syst lett 6(3):53–56

    Article  Google Scholar 

  23. S3CBench, https://sourceforge.net/projects/s3cbench/. Accessed 24 April 2017

  24. Yoshimura M, Ogita A, Hosakawa T (2013) A smart Trojan circuit and smart attack method in AES encryption circuits, defect and fault tolerance in VLSI and nanotechnology systems (DFT). New York, pp 278–283

  25. Ghandhali S, Becker G, Holcomb D, Paar C (2016) A design methodology for stealthy parametric Trojans and its application to bug attacks. In: International conference on cryptographic hardware and embedded systems. Santa Barbara, pp 625–647

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Nandeesha Veeranna.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Veeranna, N., Schafer, B. S3CBench: Synthesizable Security SystemC Benchmarks for High-Level Synthesis. J Hardw Syst Secur 1, 103–113 (2017). https://doi.org/10.1007/s41635-017-0014-1

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s41635-017-0014-1

Keywords

Navigation