Skip to main content
SpringerLink
Log in

Memory management technology based on homegrown multicore processor

  • Regular Paper
  • Published:
CCF Transactions on High Performance Computing Aims and scope Submit manuscript

Abstract

Many crucial technologies in modern computer systems need innovation due to the increasing number of CPU cores and the growing trend of heterogeneous platform features. With the development of heterogeneous storage technology, the traditional page memory management performance overhead issue becomes more and more prominent. Segment memory management is widely used in homegrown multicore processors, but how to improve its flexibility and usability still confront challenges. In order to cope with this case, this paper proposed a segment-page-combined memory management technique based on domestic multicore processor. This technology realizes the fusion management of page and segment in homemade node level operating system, effectively solves the performance problem of page management, and improves the usability of segment management.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2

Similar content being viewed by others

References

  • Arcangeli, A.: Transparent hugepage support. In Proceedings of the 2010 KVM Forum (2010)

  • Basu, A., et al.: Efficient virtual memory for big memory servers. Comput. Archit. News 41, 237–248 (2013)

    Article  Google Scholar 

  • Gorman, M., Healy, P.: Performance Characteristics Of Explicit Superpage Support. International Conference on Computer Architecture. Springer-Verlag, Berlin (2010)

    Google Scholar 

  • Haohuan, Fu., Liao, J., Yang, J., et al.: The Sunway TaihuLight supercomputer: system and applications. Sci. China Inform. Sci. 59(7), 072001 (2016)

    Article  Google Scholar 

  • Henning, J.L.: SPEC CPU2006 benchmark descriptions. ACM SIGARCH Comput. Architect. News 34, 1–17 (2006)

    Article  Google Scholar 

  • McCurdy, C., Alan, C., Jeffrey, V.: Investigating the TLB behaviors of high-end scientific applications on commodity microprocessors. In: The Performance Analysis of Systems and software, ISPASS 2008. IEEE International Symposium on. IEEE (2008)

  • Pham, B. et al.,: CoLT: coalesced large-reach TLBs. In: IEEE/ACM International Symposium on Microarchitecture IEEE (2012)

  • Sha, S., Hu, J.Y., Luo, Y.W., et al.: Huge page friendly virtualized memory management. J. Comput. Sci. Technol. 35(2), 433–452 (2020)

    Article  Google Scholar 

  • Sodani, A., Processor, C.A.M.: Race to exascale: opportunities and challenges. In: Keynote at the Annual IEEE/ACM 44th Annual International Symposium on Microarchitecture (2011)

Download references

Author information

Authors and Affiliations

  1. Jiangnan Institute of Computing Technology, Wuxi, 214083, China

    Yan Zheng, Tong Zou & Xingyan Wang

Authors
  1. Yan Zheng
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Tong Zou
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Xingyan Wang
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Tong Zou.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Zheng, Y., Zou, T. & Wang, X. Memory management technology based on homegrown multicore processor. CCF Trans. HPC 2, 376–381 (2020). https://doi.org/10.1007/s42514-020-00051-8

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s42514-020-00051-8

Keywords

Search

Navigation