Fault-tolerant routing in unique-path multistage interconnection networks

https://doi.org/10.1016/0020-0190(89)90123-3Get rights and content

Abstract

A routing scheme is described for communication in a multiprocessor system employing a unique-path multistage interconnection network in the presence of faults in the network. The scheme avoids faulty elements by routing the message to an incorrect destination and then making an extra pass to route to the correct destination. It is capable of tolerating all single faults and many multiple faults in all except the first and last stages of the network. The routing scheme is useful for tolerating both permanent as well as intermittent faults in the network. It is transparent to the processors in the system which eliminates the need for elaborate reconfiguration protocols. The hardware overhead for implementing the scheme is very small and no time-penalty is paid in the fault-free case.

References (11)

  • G.B. Adams et al.

    A survey and comparison of fault-tolerant multistage interconnection networks

    Computer

    (1987)
  • J. Arlat et al.

    Performance-related dependability evaluation of supercomputer systems

  • C.R. Das et al.

    Reliability simulation of multiprocessor systems

  • T.Y. Feng

    A survey of interconnection networks

    Computer

    (1981)
  • K. Hwang

    Advanced parallel processing with supercomputer architectures

    Proc. IEEE

    (1987)
There are more references available in the full text version of this article.

Cited by (3)

  • Fault-Tolerant Routing in MIN-Based Supercomputers

    1994, Journal of Parallel and Distributed Computing
View full text