Chip architecture
Reprogrammable gate arrays for hardware accelerated IC design verification

https://doi.org/10.1016/0141-9331(90)90121-BGet rights and content

Abstract

The paper discusses the development of a hardware accelerator environment for ASIC design verification. A reprogrammable gate array serves as a breadboard for the ASIC design. Design entry is accepted in schematic or VHDL description form. An IC test instrument is used to program the gate array and run realtime functional tests on the ASIC design. It is anticipated that significant reductions in the ASIC development cycle can be achieved with this system, as well as allowing for more rapid design space exploration. Hardware accelerated logic and fault simulation is also accommodated when the reprogrammable gate array is configured as either the faulty or fault-free logic block of interest

References (13)

  • EJ McCluskey

    Comparing causes of system failure

    Microprocessing Microprog.

    (1986)
  • Built-in self test: are expectations too high

    IEEE Design Test Comput.

    (June 1989)
  • P Wynn

    In-circuit emulation for ASIC based designs

    VLSI Systems Design

    (October 1986)
  • R Freeman

    User-programmable gate arrays

    IEEE Spectrum

    (December 1988)
  • M D'Amour et al.

    ASIC emulation cuts design risk

There are more references available in the full text version of this article.

Cited by (0)

View full text