Arco: A cost-effective and flexible hardware maze router

https://doi.org/10.1016/0165-6074(93)90138-BGet rights and content

Abstract

The ARCO architecture implements a cost-based version of Lee's routing algorithm. It supports two-layer routing and can be realized with the use of commercial memory chips and programmable logic devices. The architecture exploits the parallelism of the expansion and reset phases of Lee's algorithm with the use of two three-stage pipelines and a special organization of the memory which stores the board description. The algorithm retrace phase is implemented in software on the host computer. A speed-up factor over 27 in relation to an IBM-PC/486 running at 33 MHz has been achieved with an initial prototype of an accelerator based on the ARCO architecture in the routing of a two-layer printed circuit board.

References (7)

  • C.Y. Lee

    An Algorithm for Path Connections and its Applications

    IRE Trans. on CAD

    (1961)
  • M.A. Breuer et al.

    A Hardware Router

    Journal of Digital Systems

    (1981)
  • T. Blank et al.

    A Parallel Bit Map Processor Architecture for DA Algorithms

There are more references available in the full text version of this article.

Cited by (0)

View full text