Paper
Architecture and programming of two generations video signal processors

https://doi.org/10.1016/0165-6074(95)00147-GGet rights and content

Abstract

Programmable video signal processor ICs (VSPs) and dedicated programming tools have been developed for the real-time processing of digital video signals. A large number of applications have been developed with boards containing several of these processors. Currently two implementations of the general architecture exist: VSP1 and VSP2. A single VSP chip contains several arithmetic and logic elements (ALEs) and memory elements. A complete switch matrix implements the unconstrained communication between all elements in a single cycle. The programming of these processors is carried out with signal flow graphs. These signal flow graphs can conveniently express multi-rate algorithms. These algorithms are then mapped onto a network of processors. Mapping is decomposed into delay management, partitioning and scheduling. The solution strategies for the partitioning problem and the scheduling problem are illustrated. Applications with these processors have been made for a number of industrially relevant video algorithms, including the complete processing of next generation fully digital studio TV cameras and several image improvement algorithms in medical applications. Results of the mapping are presented for a number of algorithms in the field of TV processing.

References (29)

  • T. Kopet

    Programmable Architectures for Real-Time Video Compression

  • P.E.R. Lippens

    Phideo: A Silicon Compiler for High-Speed algorithms

  • K. Guttag

    A Single-chip Multiprocessor for Multimedia: The MVP

    IEEE Computer Graphics & Applications

    (November 1992)
  • K. Rönner

    A highly parallel single chip video signal processor

  • D.C. Chen et al.

    A reconfigurable multiprocessor IC for rapid prototyping of algorithmic-specific high-speed DSP data paths

    IEEE J. Solid State Circuits

    (December 1992)
  • V.M. Bove et al.

    Cheops: A Reconfigurable Data-Flow System for Video Processing

    IEEE Trans. on circuits and systems for Video Technology

    (april 1995)
  • C.M. Huizer

    A Programmable 1400 Mops Video Signal Processor

  • G. Essink

    Architecture and Programming of a VLIW Style Video Signal Processor

  • A.H.M. van Roermund

    A General-Purpose Programmable Video Signal Processor

    IEEE Transactions on Consumer Electronics

    (August 1989)
  • H.J.M. Veendrick

    A 1.5 Gips video signal processor (VSP)

  • D.A. Schwartz et al.

    Cyclo-static Multiprocessor Scheduling for the Optimal Realization of Shift-Invariant Flow Graphs

  • B.G. Chatterjee

    The polycyclic processor

  • J.L. Hennesy et al.
  • E.A. Lee et al.

    Static Scheduling of Synchronous Data Flow Graphs for Digital Signal Processing

    IEEE Trans. on Computers

    (1987)
  • Cited by (6)

    View full text