We present a novel systolic processor that implements the least-recently-used (LRU) policy for multi-level storage systems. The design is developed by successively refining a high-level description of the algorithm. The effect of varying the degree of pipelining on performance is discussed. We also show how the design methodology used for the LRU processor can be applied to the development of other systolic systems.