Hierarchical verification of asynchronous circuits using temporal logic
Under an Elsevier user license
open archive
Cited by (0)
- ∗
This research was supported by NSF under Grant No. MCS-82-16706.
Copyright © 1985 Published by Elsevier B.V.
This research was supported by NSF under Grant No. MCS-82-16706.