Module to perform multiplication, division, and square root in systolic arrays for matrix computations
References (18)
- et al.
Highly concurrent computing structures for matrix arithmetic and signal processing
IEEE Comput.
(Jan. 1982) - et al.
Computation of the singular value decomposition using mesh-connected processors
J. VLSI Comput. Systems
(1985) - et al.
Evaluating A + B = K conditions in constant time
- et al.
On-the-fly conversion of redundant into conventional representations
IEEE Trans. Comput.
(July 1987) - et al.
Fast multiplication without carry-propagate addition
- et al.
An area-time efficient binary divider
- et al.
On-line arithmetic: A design methodology and applications
- et al.
On-the-fly rounding for division and square root
Algorithm for high speed shared radix-4 division and radix-4 square root
There are more references available in the full text version of this article.
Cited by (10)
A novel implementation of radix-4 floating-point division/square-root using comparison multiples
2010, Computers and Electrical EngineeringAlgorithm-architecture co-design by example: a coprocessor for on-line arithmetic
1995, Microprocessing and MicroprogrammingMultiplication/ division/ square root module for massively parallel computers
1993, Integration, the VLSI JournalFPGA-Based Implementation of Signal Processing Systems
2009, FPGA-Based Implementation of Signal Processing SystemsCost/performance tradeoff of n-select square root implementations
2000, Proceedings - 5th Australasian Computer Architecture Conference, ACAC 2000Very high radix square root with prescaling and rounding and a combined division/square root unit
1999, IEEE Transactions on Computers
Copyright © 1991 Published by Elsevier Inc.