

**Dieses Dokument ist eine Zweitveröffentlichung (Postprint) /**

**This is a self-archiving document (accepted version):**

R. Hentschel, A. Wachowiak, A. Großer, S. Kotzea, A. Debald, H. Kalisch, A. Vescan, A. Jahn, S. Schmult, T. Mikolajick

## **Extraction of the active acceptor concentration in (pseudo-) vertical GaN MOSFETs using the body-bias effect**

**Erstveröffentlichung in / First published in:**

*Microelectronics Journal*. 2019, 91, S. 42-45 [Zugriff am: 10.10.2022]. Elsevier. ISSN 0026-2692.

DOI: <https://doi.org/10.1016/j.mejo.2019.07.011>

Diese Version ist verfügbar / This version is available on:

<https://nbn-resolving.org/urn:nbn:de:bsz:14-qucosa2-812454>



Dieses Werk ist lizenziert unter einer [Creative Commons Namensnennung – Nicht kommerziell – Keine Bearbeitungen 4.0 International Lizenz](https://creativecommons.org/licenses/by-nc-nd/4.0/).

This work is licensed under a [Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License](https://creativecommons.org/licenses/by-nc-nd/4.0/).

# Extraction of the active acceptor concentration in (pseudo-) vertical GaN MOSFETs using the body-bias effect

R. Hentschel<sup>a,\*</sup>, A. Wachowiak<sup>a</sup>, A. Großer<sup>a</sup>, S. Kotzea<sup>b</sup>, A. Debald<sup>b</sup>, H. Kalisch<sup>b</sup>, A. Vescan<sup>b</sup>, A. Jahn<sup>c</sup>, S. Schmult<sup>c</sup>, T. Mikolajick<sup>a,c</sup>

<sup>a</sup> NaMLab gGmbH, 01187 Dresden, Germany

<sup>b</sup> Compound Semiconductor Technology, RWTH Aachen University, 52074, Aachen, Germany

<sup>c</sup> TU Dresden, Institute of Semiconductors and Microsystems, 01187, Dresden, Germany

---

## ABSTRACT

We report and discuss the performance of an enhancement mode n-channel pseudo-vertical GaN metal oxide semiconductor field effect transistor (MOSFET). The trench gate structure of the MOSFET is uniformly covered with an Al<sub>2</sub>O<sub>3</sub> dielectric and TiN electrode material, both deposited by atomic layer deposition (ALD). Normally-off device operation is demonstrated in the transfer characteristics. Special attention is given to the estimation of the active acceptor concentration in the Mg doped body layer of the device, which is crucial for the prediction of the threshold voltage in terms of device design. A method to estimate the electrically active dopant concentration by applying a body bias is presented. The method can be used for both pseudo-vertical and truly vertical devices.

Since it does not depend on fixed charges near the channel region, this method is advantageous compared to the estimation of the active doping concentration from the absolute value of the threshold voltage.

---

## 1. Introduction

Recently, significant progress has been achieved in the GaN device technology for power applications. Most of these achievements can be attributed to advancements of the AlGaIn/GaN high electron mobility transistor (HEMT) and first products for voltage ratings up to 600 V are commercially available. However, the lateral device structure of the HEMT implies less efficient area scaling at higher voltage ratings compared to a vertical GaN device. In vertical device topologies, the scaling towards higher breakdown voltage is achieved by increasing the drift layer thickness independently from the lateral device dimensions. Based on this consideration, vertical devices on bulk GaN substrates should be more suitable for higher power/voltage ratings compared to lateral device designs [1].

Different vertical device concepts like the current aperture vertical electron transistor (CAVET) [2], the vertical MIS FET [3–5] or the vertical heterostructure FET [6] have been reported in the past years. Several contributions have also been made for the vertical trench MOSFET, with [7] or without re-grown channel layer [8,9]. A quasi vertical MOSFET on GaN on Si was shown in Ref. [10]. The inherent normally off behavior of the enhancement mode device prevents false turn on and enables

fail safe operation.

Since the availability of GaN bulk material is still limited, it is more convenient to fabricate pseudo vertical devices on a sapphire substrate in order to develop a good understanding of the fundamental device and material properties. Later, the process flow can be adjusted to transfer the “pseudo” to a “true” vertical design.

The electrically active (not passivated) acceptor concentration ( $N_A$ ) of the Mg doped p GaN layer is an important parameter for device operation and threshold voltage. The ratio of ionized acceptors  $N_A^-/N_A$  can locally reach 100% in a space charge region, which enables the indirect estimation of  $N_A$ . Although, methods have been proposed to estimate the activation of Mg on c plane structures in Refs. [11,12], in the vertical trench technology large parasitic contributions resulting from overlap capacitances to the source and drift layer inhibit the estimation of  $N_A$  at the trench sidewall. Additionally, the remaining hydrogen content can be inhomogeneous after lateral hydrogen out diffusion treatments [11]. By taking advantage of a separate body contact to the p GaN  $N_A$  can be obtained from measuring the body bias effect on the threshold voltage directly at the vertical channel of a trench MOSFET. The compromise associated with a separate body contact is the increase of the active device area, resulting in higher leakage current and decreased area

---

\* Corresponding author.

E-mail address: [rico.hentschel@namlab.com](mailto:rico.hentschel@namlab.com) (R. Hentschel).

efficiency compared to combined source and body contact designs.

## 2. Device fabrication

Starting with an AlN based nucleation layer, the p/n<sup>-</sup>/n<sup>+</sup> GaN template was grown on a sapphire substrate by metal organic chemical vapor deposition (MOCVD). The layer sequence consists of a 2.6 μm thick n<sup>+</sup> GaN layer (Si doped with a concentration of 3 × 10<sup>18</sup> cm<sup>-3</sup>), a 1.1 μm thick n<sup>-</sup> GaN drift layer (Si doped with a concentration of 2 × 10<sup>16</sup> cm<sup>-3</sup>) and a 0.8 μm thick p GaN layer (Mg doped with a nominal concentration of 3 × 10<sup>18</sup> cm<sup>-3</sup>), as shown in Fig. 1. Prior to growing the n<sup>+</sup> GaN source layer (Si doped) with plasma assisted molecular beam epitaxy at 650 °C and growth conditions as described in Refs. [13,14], a hydrogen out diffusion anneal was performed at 750 °C for 10 min in nitrogen followed by outgassing at 600 °C for 4 h in the ultra high vacuum growth environment. The upper n<sup>+</sup> and p GaN layer stacks have a dislocation density of 1 × 10<sup>9</sup> cm<sup>-2</sup> - 3 × 10<sup>9</sup> cm<sup>-2</sup> determined by atomic force microscopy (AFM). The drift layer thickness of 1.1 μm was chosen to sustain a moderate breakdown voltage while maintaining the ability to etch down to the lower n<sup>+</sup> GaN layer for the pseudo vertical backside drain contact deposition.

The device isolation and metal contacts to the different GaN layers were processed by alternating dry etching with BCl<sub>3</sub> and Cl<sub>2</sub> plasma metal evaporation with subsequent structuring by lift off and annealing. Ti/Al and Ni/Au based stacks have been used as contact metals for n and p GaN layers, respectively. Starting with the source and drain n GaN contacts, annealing in nitrogen atmosphere was carried out in order to obtain ohmic behavior. The source and drain n GaN metal stack is optimized to withstand HCl and HF surface treatments and possible oxidation, during the body p contact anneal at 500 °C for 5 min with oxygen addition after the Ni/Au deposition. However, an aggressive surface conditioning e.g. with tetramethylammonium hydroxide (TMAH) or aqua regia of the dry etched p GaN surface to further improve the body contact quality is not possible at this step of the process flow.

The trench gate module was fabricated in one sequence. The trench formation starts with a Cl based inductively coupled plasma (ICP) dry etching step, using a plasma enhanced chemical vapor deposited (PECVD) Si<sub>x</sub>N<sub>y</sub> hard mask. Subsequently a wet chemical treatment with 25% TMAH in water for 60 min at 80 °C was performed in order to smoothen the trench sidewall and remove damage caused by the plasma etching. The previously fabricated contacts are covered and protected by the hard mask during this step. Similar processes were reported in Refs. [15,16] and optimized for our requirements. After removing the remaining hard mask in an HF wet etch, the obtained gate trench was covered with a 30 nm thick Al<sub>2</sub>O<sub>3</sub> film using ALD and a similar process as reported in Ref. [17]. A TiN gate electrode was subsequently deposited by ALD and was structured by dry and wet chemical etching to complete the gate module. In regions outside of the gate stack the Al<sub>2</sub>O<sub>3</sub> serves as a first passivation layer of the device. Fig. 1 shows a schematic cross section of




Fig. 1. Schematic cross section (not to scale) of one half of the symmetric pseudo-vertical MOSFET (right) and cross sectional scanning electron micrograph of a single gate trench edge (left). Contributing series resistances to the on-resistance  $R_{DS,on}$  are shown with the contact resistances  $R_c$ , drift and drain layer resistance  $R_d$  and  $R_D$ , source resistance  $R_S$  and channel resistance  $R_{ch}$ .

the device with separate body contact and a scanning electron micrograph (SEM) of one sidewall of a gate trench. The uniform deposition of Al<sub>2</sub>O<sub>3</sub> and TiN is essential for a good channel control and low leakage.

## 3. Results and discussion

The transfer and output characteristics in Fig. 2 and Fig. 3 demonstrate device functionality. Scaling of the current characteristics with various gate and drain bias as well as normally off operation are shown. The transfer curves exhibit a threshold voltage of about 3 V obtained at a current criterion of 1 × 10<sup>-4</sup> A/mm. Extraction of the field effect mobility ( $\mu_{FE}$ ) from  $g_m$  according to Ref. [18] results in a maximum  $\mu_{FE}$  of 38 cm<sup>2</sup>/V as shown in Fig. 2. This value underestimates the mobility, since series resistance contributions are not taken into account, but are quite significant as described below. From the output curve at  $V_{GS} = 8$  V, an on resistance ( $R_{DS,on}$ ) of about 24 Ωmm is derived. For the pseudo vertical device with rather large lateral dimensions, the channel resistance is the most interesting part, since it would contribute in a similar way to the overall  $R_{DS,on}$  of a true vertical device. Some of the other series contributions to the total  $R_{DS,on}$  are obtained by means of transfer length method (TLM) structures in combination with the used design parameters. Contact resistances for source and drain are in the range of 1.2 Ωmm and source and drain layer resistances are about 3 Ωmm and 8 Ωmm, respectively. Resistances of the metal lines are negligible and with estimations of the drift layer and spreading resistance of about 2.3 Ωmm, the channel resistance should be in the range of 10 Ωmm. The true channel mobility can thus be estimated to be approximately in the range of 70-80 cm<sup>2</sup>/V.

More information on the channel region can be obtained from transfer curves in double sweep mode as presented in Fig. 4. The curves show a subthreshold swing of 200 mV per decade of the drain current. The observed hysteresis between backward and forward sweep of 350 mV would correspond to an interface trap density of  $N_{eff} = 5.6 \times 10^{11}$  cm<sup>-2</sup> at the dielectric/channel interface using the formula and parameters as described below. Lowering of the channel resistance due to an increased mobility and reduced trapping can be expected with optimization of the channel/dielectric interface.

The devices exhibit a moderate on/off current ratio of 5 orders of magnitude, due to a relatively high off current. This current level is not limited by the gate leakage, but caused by the large active device area and parasitic leakage components [19].

In the following section, we discuss the correlation between the threshold voltage and the Mg acceptor concentration. The acceptor concentration ( $N_A$ ) can be much smaller than the total incorporated Mg concentration due to hydrogen passivation [20]. The relation between




Fig. 2. Transfer characteristics  $I_D(V_{GS})$  for different drain-source voltages  $V_{DS}$ , each measurement was started at 0 V, field-effect mobility calculated from the transconductance.




Fig. 3. Output characteristics  $I_D(V_{DS})$  of the device measured for different gate bias  $V_{GS}$  and for  $V_{DS}$  from 0 V to 4 V.




Fig. 4. Transfer characteristics  $I_D(V_{GS})$  measured from 0 V to 7 V and back at a drain-source voltage of 0.1 V. A threshold voltage of around 2.8 V (at  $I_D = 1 \times 10^{-4}$  A/mm), a subthreshold slope of 200 mV/decade (black fit line) and a voltage shift of 350 mV between both sweeps can be extracted.

the threshold voltage and  $N_A$  including a body bias term is given by (1) and can be rearranged and solved for  $N_A$  [21].

$$V_{th} - \Phi_{ms} = \frac{Q_{eff}}{C_{ox}} + 2\phi_F + \frac{\sqrt{2q\epsilon_0\epsilon_r N_A} (2\phi_F - V_{BS})}{C_{ox}} \quad (1)$$

Here,  $q$  is the elementary charge and  $\epsilon_0$  and  $\epsilon_r$  are the vacuum and the relative permittivity of GaN.  $C_{ox} = 2.5 \times 10^{-7}$  F/cm<sup>2</sup> is the oxide capacitance of the 30 nm Al<sub>2</sub>O<sub>3</sub> dielectric, which was extracted from  $C(V)$  measurements of planar MIS n GaN structures processed in parallel on the same wafer and die. For the work function of TiN a value of 4.8 eV [22,23], is used in the calculation of the work function difference  $\Phi_{ms}$  between metal and semiconductor. The term  $Q_{eff}/C_{ox}$  reflects the voltage contribution of charges effectively located at the dielectric/GaN interface. Although, both the Fermi energy with respect to the intrinsic level  $\phi_F$  and the work function difference  $\Phi_{ms}$  depend weakly on  $N_A$ , but the calculation of these three values can be iteratively performed with an acceptor level of 0.2 eV  $\gg 3kT$  [24,25] above the valence band maximum, with a temperature of  $T = 300$  K and  $k$  representing the Boltzmann constant. It has to be mentioned that due to the deep acceptor

level of about 0.2 eV only a small fraction of the (hydrogen free) Mg acceptors are ionized at room temperature in equilibrium or at flat band condition, typically in the range of 3–8%. This portion is equal to the hole concentration in bulk material, but the fraction of ionized acceptors can reach up to 100% of the hydrogen free Mg atoms in a depleted space charge region. Hence, doping concentrations obtained by methods involving a space charge region yield the total hydrogen free (active) acceptor concentration determining the threshold voltage of the device. A first estimate of  $N_A$  can be derived from a typical  $V_{th}$  as shown in Fig. 4 ( $V_{th} \approx 3$  V, at  $I_D = 1 \times 10^{-4}$  A/mm, down sweep) under the assumption of  $N_{eff} = 0$  cm<sup>-2</sup>. As result a value of  $N_A = 4.6 \times 10^{17}$  cm<sup>-3</sup> is obtained. This estimation can strongly be influenced by interface charges under the gate.

Utilizing the body bias effect on the threshold voltage provides a way to access the acceptor concentration  $N_A$  directly on the MOSFET under test without assumptions on fixed gate dielectric or interface charges. The transfer characteristics with  $V_{GS}$  from 0 V to 6 V with varying body bias are shown in Fig. 5 on a similar device. In order to stabilize the transfer curve the measurement at  $V_{BS} = 0$  V was repeated multiple times. From the shift of the threshold voltage  $\Delta V_{th}$  an active acceptor concentration of  $N_A$  can be calculated by:

$$N_A = \left( \frac{\Delta V_{th}}{\Delta \sqrt{(2\phi_F - V_{BS})}} \right)^2 \frac{C_{ox}^2}{2q\epsilon_0\epsilon_r} \quad (2)$$

The data shown in Fig. 5 yield an average value of about  $2.5 \times 10^{17}$  cm<sup>-3</sup>. The obtained values of  $N_A$  for each separate curve of Fig. 5 are shown in Fig. 6. The extracted level of  $N_A$  remains nearly constant for different  $V_{BS}$  with a value of about  $N_A = 2.5 \pm 0.5 \times 10^{17}$  cm<sup>-3</sup>. This value is lower than the previously calculated value. Re calculation according to (1) with  $N_{eff} = 0$  cm<sup>-2</sup> and  $V_{BS} = 0$  V yields a  $V_{th}$  of 2.4 V.

Attributing the difference of measured and calculated  $V_{th}$  to a fixed, trapped charge effectively located at the dielectric/GaN interface, a value of around  $Q_{eff} = 1 \times 10^{12}$  cm<sup>-2</sup> can be obtained, which is higher compared to the value obtained directly from the hysteresis in Figs. 4 ( $5.6 \times 10^{11}$  cm<sup>-2</sup>). It is likely that the total trap concentration is in the range of  $N = 1.5 \times 10^{12}$  cm<sup>-2</sup>, but it consists of both fast and slow responding traps.

Under the assumptions of the complete ionization of the hydrogen free Mg acceptors in an electric field inside the space charge region beneath the gate and a nominal p GaN doping concentration of  $3 \times 10^{18}$  cm<sup>-3</sup>, the obtained value leads to a hydrogen passivated Mg fraction of around 92%, matching theoretical calculations in Ref. [26] for the applied hydrogen out diffusion anneal with low thermal budget.

#### 4. Conclusion

The body bias effect on the threshold voltage of (pseudo-) vertical GaN MOSFETs enables an estimation of the effective channel doping without assumptions on charges in the gate dielectric or its interface to the p GaN. By means of the body bias effect, the ionized acceptor concentration was determined to be about  $2.5 \times 10^{17}$  cm<sup>-3</sup> in the space charge region of the device. This corresponds to 8% of the total incorporated Mg with a concentration of  $3 \times 10^{18}$  cm<sup>-3</sup> and corresponds to the concentration of hydrogen free Mg sites under the assumption of complete ionization in the space charge region. This percentage value, on the one hand, might be increased using a hydrogen out diffusion treatment with higher thermal budget. On the other hand, once the acceptor concentration is known, more insight in charge related phenomena in the dielectric or at the dielectric/p GaN interface can be obtained. This valuable information is not easily accessible from capacitance methods, since the channel capacitance at the vertical sidewall of the trench gate structure is significantly affected by parasitic contributions in realistic structures directly on the vertical sidewall of the trench gate.




Fig. 5. Transfer characteristics  $I_D(V_{GS})$  at different body bias voltages  $V_{BS}$  with 1 V step width, each measurement was started at  $V_{GS} = 0$  V and performed at a  $V_{DS}$  of 0.1 V.




Fig. 6. Threshold voltage (right axis) and calculated active acceptor concentration (left axis) versus body-source voltage  $V_{BS}$  for both sweep directions of the transfer curve.

#### Funding

This work was funded by the German Federal Ministry of Education and Research BMBF (project: "ZweiGaN", no. 16ES0145K).

#### References

[1] Y. Zhang, et al., Electrothermal simulation and thermal performance study of GaN vertical and lateral power transistors, *IEEE Trans. Electron Devices* 60 (7) (Jul. 2013) 2224–2230, <https://doi.org/10.1109/LED.2013.2261072>.  
 [2] S. Chowdhury, M.H. Wong, B.L. Swenson, U.K. Mishra, CAVET on bulk GaN substrates achieved with MBE-regrown AlGaIn/GaN layers to suppress dispersion, *IEEE Electron. Device Lett.* 33 (1) (Jan. 2012) 41–43, <https://doi.org/10.1109/LED.2011.2173456>.  
 [3] W. Li, S. Chowdhury, Design and fabrication of a 1.2 kV GaN-based MOS vertical transistor for single chip normally off operation, *Phys. Status Solidi A* 213 (10) (Jun. 2016) 2714–2720, <https://doi.org/10.1002/pssa.201532575>.  
 [4] D. Ji, S. Chowdhury, Design of 1.2 kV power switches with low RON using GaN-based vertical JFET, *IEEE Trans. Electron Devices* 62 (8) (Aug. 2015) 2571–2578, <https://doi.org/10.1109/TED.2015.2446954>.

[5] Y. Zhang, M. Sun, D. Piedra, J. Hu, Z. Liu, Y. Lin, X. Gao, K. Shepard, T. Palacios, 1200 V GaN vertical fin power field-effect transistors, in: 2017 IEEE International Electron Devices Meeting (IEDM), Dec. 2017, pp. 9.2.1–9.2.4, <https://doi.org/10.1109/IEDM.2017.8268357>.  
 [6] D. Shibata, R. Kajitani, M. Ogawa, K. Tanaka, S. Tamur, T. Hatsuda, M. Ishida, T. Ueda, 1.7 kV/1.0 mΩcm 2 normally-off vertical GaN transistor on GaN substrate with regrown p-GaN/AlGaIn/GaN semipolar gate structure, in: 2016 IEEE International Electron Devices Meeting (IEDM), IEEE, Dec. 2016, pp. 10–11, <https://doi.org/10.1109/IEDM.2016.7838385>.  
 [7] C. Gupta, S.H. Chan, Y. Enatsu, A. Agarwal, S. Keller, U.K. Mishra, A novel device design to lower the on-resistance in GaN trench MOSFETs, in: *In Device Research Conference (DRC)*, 2016 74th Annual, 2016, pp. 1–2.  
 [8] T. Oka, Y. Ueno, T. Ina, K. Hasegawa, Vertical GaN-based trench metal oxide semiconductor field-effect transistors on a free-standing GaN substrate with blocking voltage of 1.6 kV, *Appl. Phys. Express* 7 (2) (Jan. 2014), <https://doi.org/10.7567/APEX.7.021002>, 021002.  
 [9] H. Otake, K. Chikamatsu, A. Yamaguchi, T. Fujishima, H. Ohta, Vertical GaN-based trench gate metal oxide semiconductor field-effect transistors on GaN bulk substrates, *Appl. Phys. Express* 1 (1) (Jan. 2008), <https://doi.org/10.1143/APEX.1.011105>, 011105.  
 [10] C. Liu, R. Abdul Khadar, E. Matioli, "GaN-on-Si quasi-vertical power MOSFETs", *IEEE Electron. Device Lett.* 39 (1) (2018) 71–74, <https://doi.org/10.1109/LED.2017.2779445>.  
 [11] T. Narita, K. Tomita, S. Yamada, T. Kachi, Quantitative investigation of the lateral diffusion of hydrogen in p-type GaN layers having NPN structures, *APEX* 12 (1) (Nov. 2018), <https://doi.org/10.7567/1882-0786/AAF418>, 011006.  
 [12] W. Li, M. Zhu, K. Nomoto, Z. Hu, X. Gao, M. Pilla, D. Jena, H.G. Xing, Enhancement of punch-through voltage in GaN with buried p-type layer utilizing polarization-induced doping, *Appl. Phys. Express* 1 (1) (Jan. 2008), <https://doi.org/10.1109/ISPSD.2018.8393644>, 011105.  
 [13] F. Schubert, S. Zybelle, J. Heitmann, T. Mikolajick, S. Schmult, Influence of the substrate grade on structural and optical properties of GaN/AlGaIn superlattices, *J. Cryst. Growth* 425 (2015) 145–148, <https://doi.org/10.1016/j.jcrysgro.2015.02.037>, Supplement C.  
 [14] R. Hentschel, S. Schmult, A. Wachowiak, A. Großer, J. Gartner, T. Mikolajick, Normally-off operating GaN-based pseudovertical MOSFETs with MBE grown source region, *J. Vac. Sci. Technol. B Nanotechnol. Microelectron. Mater. Process. Meas. Phenom.* 36 (2) (2018), 02D109.  
 [15] M. Kodama, M. Sugimoto, E. Hayashi, N. Soejima, O. Ishiguro, M. Kanechika, K. Itoh, H. Ueda, T. Uesugi, T. Kachi, GaN-based trench gate metal oxide semiconductor field-effect transistor fabricated with novel wet etching, *Appl. Phys. Express* 1 (2) (Feb. 2008), 021104, <https://doi.org/10.1143/APEX.1.021104>.  
 [16] Y. Zhang, M. Sun, Z. Liu, D. Piedra, J. Hu, X. Gao, T. Palacios, Trench formation and corner rounding in vertical GaN power devices, *Appl. Phys. Lett.* 110 (19) (May 2017) 193506, <https://doi.org/10.1063/1.4983558>.  
 [17] A. Winzer, N. Szabó, J. Ocker, R. Hentschel, M. Schuster, F. Schubert, J. Gartner, A. Wachowiak, T. Mikolajick, Detailed analysis of oxide related charges and metal-oxide barriers in terraces etched Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> on AlGaIn/GaN heterostructure capacitors, *J. Appl. Phys.* 118 (12) (Sept. 2015) 124106, <https://doi.org/10.1063/1.4931884>.  
 [18] D.K. Schroder, *Semiconductor Material and Device Characterization*, third ed., John Wiley & Sons, Tempe, AZ, USA, Feb. 2006.  
 [19] R. Hentschel, A. Wachowiak, A. Großer, A. Jahn, U. Merkel, A. Wille, H. Kalisch, A. Vesco, S. Schmult, T. Mikolajick, Pseudo-vertical GaN-based trench gate metal oxide semiconductor field effect transistor, in: 2016 11th International Conference on Advanced Semiconductor Devices Microsystems (ASDAM), Nov. 2016, pp. 5–8, <https://doi.org/10.1109/ASDAM.2016.7805882>.  
 [20] S. Pearson, J. Zolper, R. Shul, F. Ren, GaN: processing, defects, and devices, *J. Appl. Phys.* 86 (1) (June 1999) 1–78, <https://doi.org/10.1063/1.371145>.  
 [21] S.M. Sze, K.K. Ng, "MOSFET" in *Physics of Semiconductor Devices*, third ed., John Wiley & Sons, San Jose, CA, USA, July 2006, pp. 312–313.  
 [22] K. Cho, M. Pešić, S. Knebel, C. Jung, J. Chang, H. Lim, N. Kolomiets, V. Afanas'ev, U. Schroeder, T. Mikolajick, Schottky barrier height engineering for next generation DRAM capacitors, in: *Ultimate Integration on Silicon (EUROSIO-ULIS)*, 2015 Joint International EUROSIO Workshop and International Conference on, Jan. 2015, pp. 129–132, <https://doi.org/10.1109/ULIS.2015.7063790>.  
 [23] L. Li, R. Nakamura, Q. Wang, Y. Jiang, J.-P. Ao, Synthesis of titanium nitride for self-aligned gate AlGaIn/GaN heterostructure field-effect transistors, *Nanoscale Res. Lett.* 9 (1) (Oct. 2014) 590, <https://doi.org/10.1186/1556-276X-9-590>.  
 [24] W. Gotz, N. Johnson, J. Walker, D. Bour, R. Street, Activation of acceptors in Mg-doped GaN grown by metalorganic chemical vapor deposition, *Appl. Phys. Lett.* 68 (5) (Aug. 1996) 667–669, <https://doi.org/10.1063/1.116503>.  
 [25] S. Brochen, J. Brault, S. Chenot, A. Dussaigne, M. Leroux, B. Damilano, Dependence of the Mg-related acceptor ionization energy with the acceptor concentration in p-type GaN layers grown by molecular beam epitaxy, *Appl. Phys. Lett.* 103 (3) (July 2013), <https://doi.org/10.1063/1.4813598>, 032102.  
 [26] W. Wampler, S. Myers, Hydrogen release from magnesium-doped GaN with clean ordered surfaces, *J. Appl. Phys.* 94 (9) (Oct. 2003) 5682–5687, <https://doi.org/10.1063/1.1616986>.