

The electronic interface for quantum processors

van Dijk, J. P.G.; Charbon, E.; Sebastiano, F.

DOI

[10.1016/j.micpro.2019.02.004](https://doi.org/10.1016/j.micpro.2019.02.004)

Publication date

2019

Document Version

Accepted author manuscript

Published in

Microprocessors and Microsystems

Citation (APA)

van Dijk, J. P. G., Charbon, E., & Sebastiano, F. (2019). The electronic interface for quantum processors. *Microprocessors and Microsystems*, 66, 90-101. <https://doi.org/10.1016/j.micpro.2019.02.004>

Important note

To cite this publication, please use the final published version (if applicable).
Please check the document version above.

Copyright

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Takedown policy

Please contact us and provide details if you believe this document breaches copyrights.
We will remove access to the work immediately and investigate your claim.

The electronic interface for quantum processors

J.P.G. van Dijk^{a,b}, E. Charbon^{a,b,c,d}, F. Sebastiano^{a,*}

^a*QuTech, Delft University of Technology, P.O. Box 5046, 2600 GA Delft, The Netherlands*

^b*Kavli Institute of Nanoscience, P.O. Box 5046, 2600 GA Delft, The Netherlands*

^c*Intel Corporation, 2501 NW 229th Ave, Hillsboro, OR 97124, USA*

^d*École Polytechnique Fédérale de Lausanne, Case postale 526, CH-2002 Neuchâtel, Switzerland*

Abstract

Quantum computers can potentially provide an unprecedented speed-up with respect to traditional computers. However, a significant increase in the number of quantum bits (qubits) and their performance is required to demonstrate such *quantum supremacy*. While scaling up the underlying quantum processor is extremely challenging, building the electronics required to interface such large-scale processor is just as relevant and arduous. This paper discusses the challenges in designing a scalable electronic interface for quantum processors. To that end, we discuss the requirements dictated by different qubit technologies and present existing implementations of the electronic interface. The limitations in scaling up such state-of-the-art implementations are analyzed, and possible solutions to overcome those hurdles are reviewed. The benefits offered by operating the electronic interface at cryogenic temperatures in close proximity to the low-temperature qubits are discussed. Although several significant challenges must still be faced by researchers in the field of cryogenic control for quantum processors, a cryogenic electronic interface appears the viable solution to enable large-scale quantum computers able to address world-changing computational problems.

Keywords: quantum computing, quantum bit (qubit), electronics, CMOS, cryo-CMOS, cryogenics

PACS: 03.67.Ac, 03.67.Lx, 07.50.Ek, 84.30.-r, 85.40.-e, 85.35.Be, 42.50.Pq, 07.20.Mc

1. Introduction

Quantum computers hold the promise to ignite the next technological revolution as the classical computer did for last century's digital revolution, both by efficiently solving problems that are intractable even for today's supercomputers, such as simulation of quantum systems, and by accelerating classical applications. For instance, by enabling the efficient simulation of quantum systems, quantum computing could help in synthesizing a room-temperature superconductor, which would significantly reduce energy loss in power lines, generators, and supercomputers [1]. It could also contribute to improving the efficiency of industrial nitrogen fixation into fertilizers, which is currently achieved through the 117-year-old Haber process and uses up to 5% of the natural gas produced each year worldwide [2, 3]. Furthermore, quantum computers have the potential to solve classical problems with much higher efficiency, such as searching in huge datasets, solving large linear systems, and even addressing privacy concerns by running algorithms without the operator being able to detect what is being computed [1]. The ability to solve currently intractable problems and significantly accelerate certain computations represents a game changer with the potential to revolutionize entire industries.





Figure 1: A quantum computer comprises a quantum processor and a classical electronic controller that generates and processes the various signals.

To achieve such tremendous progress, a quantum computer relies on processing the information stored in quantum bits (qubits) that must be typically cooled at cryogenic temperatures in dilution refrigerators for proper operation. Nevertheless, a quantum computer is more than only a quantum processor hosting several qubits, since all operations must be controlled by a classical (i.e. non-quantum) electronic interface, as shown in Fig. 1. Today, such an electronic interface can be implemented by off-the-shelf electronic components and instrumentation, as state-of-the-art quantum processors comprise only a few qubits (less than 20 [7–9]), thus showing very limited com-

*Corresponding author

Email address: f.sebastiano@tudelft.nl (F. Sebastiano)



(a) A typical transmon qubit, composed of a capacitor in parallel with a SQUID loop comprising two Josephson junctions; a flux-bias line to tune the qubit frequency and microwave cavities used for control and read-out are also connected by ohmic contacts (crossed squares); a quantum point contact (QPC) for the read-out and its current (I_{QPC}) is present on the right side (image taken from Ref. [5]).

(b) A typical semiconductor qubit: two quantum dots (dotted in parallel with a SQUID loop comprising two Josephson junctions) are formed by a set of metallic electrodes depleting the 2D electron gas (2DEG); electrons can be loaded from the reservoir ohmic contacts (crossed squares); a quantum point contact (QPC) for the read-out and its current (I_{QPC}) is present on the right side (image taken from Ref. [6]).

Figure 2: Pictures of the actual quantum processor chips in different solid-state quantum technologies.

plexity in the number of subsystems. However, quantum processors comprising thousands or even millions of qubits will be required to address any of the practical computing problems mentioned before [10]. Although building such a large-scale quantum processor is a daunting task by itself, realizing a large-scale electronic infrastructure to handle a very large number of qubits is also a formidable challenge. Due to the limited size of existing quantum processors, the electronic interface is not yet the main limitation in the performance of quantum computers, but it could become a major bottleneck in the near future, as both the performance and the complexity of quantum processors advance.

To address this challenge, this paper presents the obstacles to be faced when scaling up a quantum computer, with specific focus on the electronic interface connecting to the quantum processor. Section 2 discusses the requirements of such electronics when employed in combination with processors adopting different qubit technologies. Since we focus on the need for large-scale quantum computation, the scope will be limited to the qubit technologies that today promise large-scale integration, i.e. solid-state qubits requiring only purely electrical control, such as spin qubits and superconducting qubits. An overview on how the requirements dictated by the quantum processor are handled by state-of-the-art electronic controllers is given in Section 3. Then, the challenges in scaling up the existing controllers and possible approaches to tackle them will be treated in Section 4 and 5, respectively. Conclusions are drawn in Section 6

2. Quantum Processor Requirements

DiVincenzo defined five criteria that a quantum processor must satisfy to be employed in a quantum computer [11]. In short, the quantum processor must be scalable and contain well characterized qubits (I) that can be initialized

(II) and can preserve their quantum state for a time¹ (T_2^*) sufficiently longer than the duration of a quantum operation (III). Finally, it must be possible to operate on the qubits with a universal set of quantum gates, i.e. both single-qubit and two-qubit operations, (IV), and to read out the state of a qubit (V).

This section will give a brief overview of the implementation of the read-out, the single-qubit and the two-qubit gates in different quantum technologies, and the implications for the electronic controller. As the state of a qubit can be represented geometrically as a point on a sphere and single-qubit operations correspond to rotations along this sphere, these operations will also be referred to (here and in the literature) as rotations in the following². Specific attention will be devoted to assess the performance of each technology in terms of coherence time, and to analyze their potentials and hurdles for scalability. The technologies under consideration are superconducting qubits (Fig. 2a), specifically transmons, and spin qubits in semiconductors (Fig. 2b), specifically single-electron spin-qubits (in quantum dots or bound to donors) and multiple-electron qubits, such as singlet-triplet qubits, exchange-only qubits and hybrid qubits. Typical values and control methods as used in current experiments are reported, but these may shift in the future as the various quantum technologies develop.

2.1. Superconducting Qubits

Various superconducting-qubit implementations have been proposed based on encoding the quantum information in the charge, phase or flux state of a superconduct-

¹The coherence time is the characteristic time constant of the process of a qubit losing its relevant quantum behavior due to unwanted interactions with the environment.

²To satisfy DiVincenzo's criteria, it is in general sufficient to be able to rotate the qubit state around two axis, typically the X and Z axis.

ing resonator. However, the research community has generally converged to the adoption of the *transmon*, a superconducting charge qubit with reduced sensitivity to charge noise, leading to improved coherence times [12–18], e.g. $T_2^* \sim 18.7 \mu\text{s}$ [18]

In a transmon, the qubit states are defined as the two lowest energy levels of a non-linear resonator implemented using Josephson junctions in a loop shunted by a capacitor (Fig. 2a). The magnetic flux coupled to the loop of Josephson junctions can be controlled by means of a current, called the flux bias, running in close proximity. This allows for the qubit energy levels, and hence the qubit frequency, to be tuned externally. To allow for rapid changes of the qubit frequency, the flux-bias lines are typically implemented as transmission lines with short-circuit termination.

Transmons can be fabricated as integrated circuits by depositing and patterning a superconducting film and integrating Josephson junctions on a solid-state substrate, typically made out of silicon or sapphire. Control and read-out is performed by coupling the qubit to microwave cavities on the same chip. Single-qubit rotations that flip the qubit state (X-rotation) can be obtained by applying a microwave pulse with frequency matching the qubit resonance, typically in the 4-6-GHz range [14, 17]. Microwave pulses with Gaussian envelopes and in/quadrature-phase (I/Q) modulation adopting the Derivative Reduction by Adiabatic Gate (DRAG) approach [19] are used to minimize leakage to higher energy states of the resonator. Typical parameters for the Gaussian envelope of the in-phase component are a 5-ns σ and 20-ns total duration for a π -rotation [17]. As an alternative to a Z-rotation in software [20], a single-qubit rotation around the Z-axis can be obtained by temporarily detuning the qubit frequency by adapting the flux bias [13].

A two-qubit gate can be obtained between two qubits coupled to the same microwave cavity. The cavity is off-resonance with both qubits during normal operation, but, by detuning the qubit frequencies via their flux biases, the cavity can couple to the qubits by virtual photon exchange [13]. In this way, by applying proper pulses to the flux-bias lines of the two qubits, either a SWAP gate or a CPHASE gate can be implemented, depending on whether the flux bias is pulsed suddenly (typ. 12 ns [17]) or fast but adiabatically (typ. 40 ns [13, 14, 17]), respectively. Alternatively, a microwave-controlled two-qubit CPHASE gate can be engineered [21, 22].

The qubit state is read out by probing the frequency response of a microwave cavity coupled to the qubit. A frequency shift of the cavity resonance frequency dependent on the qubit state can be observed in the measurement of the transmission coefficient of the cavity. The microwave excitation used for the measurement has a typical frequency in the range of 7-8 GHz with a duration of $\sim 1 \mu\text{s}$ [17].

Superconducting qubits can be reliably fabricated nowadays, having led to quantum processors containing up to

72 qubits [23]. However, the individual qubits are currently very large (in the order of $0.1\text{-}1 \text{ mm}^2$ per qubit), which will hinder further scaling to thousands and millions of qubits per quantum processor. Furthermore, superconducting qubits have to operate at extremely low temperatures (typically $< 100 \text{ mK}$).

2.2. Single-electron Semiconductor Qubits

Semiconductor qubits are significantly smaller than transmons, with a typical pitch between neighbouring qubits in the order of 100 nm, therefore representing promising candidates for large-scale quantum processors. As charge qubits in semiconductors show poor coherence times due to their sensitivity to charge noise, most research is currently focused on spin qubits, in which the quantum state is encoded in the spin of one or more particles, such as nuclei and electrons, trapped in a specific location in a semiconductor solid-state substrate. A large magnetic field in the order of one Tesla is required to obtain a sufficiently large energy difference between the spin-up and spin-down states. The energy splitting between those two states determines the resonant frequency of the qubit. While such a magnetic field can be relatively easily generated and applied, it becomes challenging when a field gradient is desired over many qubits on the same chip to create addressability [24, 25]. The decoherence of spin qubits is typically limited by the interaction with nuclear spins of all the other atoms in the substrate, which in turn can be minimized by using isotopically purified silicon [26]. As a major advantage, semiconductor qubits can be fabricated using industry-standard CMOS fabrication processes [27], thus leveraging the very-large-scale of integration (VLSI) and the yield and the reproducibility of the semiconductor industry. An additional advantage is that they can potentially be operated at higher temperatures, up to 4 K, although this has not yet been demonstrated [28, 29]. However, the required small qubit pitch poses a challenge in routing all control lines individually.

The simplest spin qubit uses the spin of a single electron trapped in a quantum dot [24–26, 30, 31] with the qubit states encoded in the spin-up and spin-down states, as initially proposed by Loss and DiVincenzo [32]. A quantum dot hosting single electrons can be created by a set of gate electrodes locally forming an island in a 2-dimensional electron gas (2DEG), as shown in Fig. 2b. Coherence times of $T_2^* = 1 \mu\text{s}$ [25] and $T_2^* = 120 \mu\text{s}$ [26] can be achieved in natural silicon and isotopically purified silicon, respectively.

Single-qubit rotations across the X-axis can be obtained by applying a varying magnetic field interacting with the magnetic dipole of the electron. Such a field can be simply generated by a current running in a transmission line nearby the qubit [26]. Alternatively, by applying a microwave excitation to a gate that is capacitively coupled to the quantum dot, the electron can be forced to oscillate in a magnetic-field gradient generated by a local magnet [24]. The required microwave frequency must match the

energy difference between the two spin states, and is typically in the range of 13-40 GHz with gate times of 0.2-2 μ s for a π -rotation [24–26].

Electrons in neighbouring quantum dots must be isolated by tunnel barriers during normal operation. For two-qubit operation, the voltages coupled to the quantum dots or to the tunnel barriers can be adapted to allow interaction between two neighbouring electrons, thereby implementing either a SWAP gate or a CPHASE gate depending on whether the pulses applied to the gates are sudden or adiabatic. First demonstrations used exchange couplings around 3...10 MHz [25, 31], leading to pulse durations $\sim$ 100 ns.

Read-out is typically performed by converting information on the electron spin into the position of the electron and sensing its charge. For this spin-to-charge conversion, energy-selective tunneling to an electron reservoir [33] or Pauli-exclusion tunneling to another dot [34] can be used. To detect the charge, either a charge sensor, such as a quantum point contact (QPC) or single-electron transistor (SET), or gate-based dispersive read-out [35] can be employed. In both cases, the read-out involves measuring an electrical impedance: for charge sensors, a variation of a few percents in a resistive impedance ($\sim$ 25 k Ω for QPCs, $\sim$ 100 k Ω for SETs); for gate-based read-out, a variation of $\ll$ 1 fF on a capacitive impedance in the order of 1 pF.

Instead of trapping an electron in a quantum dot, an electron bound to a donor in the semiconductor substrate can be used, e.g. the excess electron provided by a phosphorous dopant atom in silicon [36–39]. While accurately placing the donor atoms poses a fabrication challenge, such a system has the advantage that, unlike quantum dots, all atoms are identical, thus allowing for reproducible behavior. In addition, the atom nuclear spin can be used as quantum memory for long-term storage of a quantum state ($T_{2,nuc} = 30$ s has been demonstrated [39]). A typical donor-based system shows coherence times of $T_2^* = 55$ ns [36], and $T_2^* = 160$ μ s [39] in purified silicon. The operations on the donor-bound electron are implemented in the same way as for the electron trapped in a quantum dot. While the single-qubit operation times are similar, the qubit frequency in a donor system is typically slightly higher, i.e. in the range of 30-50 GHz [36, 37, 39]. Two-qubit gates have not yet been published, since they would require the donors to be placed closer than 20 nm [28]. This is currently hard to fabricate reproducibly, and could hinder the scaling up of the number of qubits.

2.3. Multiple-electron Semiconductor Qubits

The main disadvantage of the single-electron spin-qubits discussed above is that microwave signals are required for single-qubit operations and that these operations are generally much slower than the two-qubit operations based on the exchange interaction. As an alternative, it has been proposed to also use this much faster exchange interaction for single-qubit rotations, but at the cost of requiring multiple electrons to implement one qubit.

In case of the singlet-triplet qubit, the singlet and triplet configurations of two electrons distributed over two quantum dots are used as the basis states of the qubit [40–46]. A coherence time of $T_2^* = 10$ ns has been demonstrated in a GaAs sample, which can be significantly boosted with e.g. strong magnetic field gradients ($T_2^* = 700$ ns) [46] or pumping schemes to obtain dynamic nuclear polarization [42]. Single-qubit rotations that flip the qubit state (X rotations) are then implemented by suddenly pulsing the voltage on the gates close to the quantum dots (similar to two-qubit gates for single-electron spin-qubits), with typical π -rotations of $\sim$ 1 ns [41, 44]. Single-qubit rotations altering the phase of the qubit (Z rotations) rely on an ever-present magnetic field gradient between the two quantum dots that continuously rotates the qubit. By timing the period between different operations, the desired rotation can be obtained. This rotation is generally slower, e.g. $10\times$ slower in Ref. [44]. Two-qubit gates can be implemented by capacitively coupling two pairs of quantum dots, each encoding a qubit, resulting in an operation time below 1 μ s [44, 46]. The strength of this capacitive coupling is approximately proportional to the exchange interaction in both qubits. Read-out of the quantum state exploits the Pauli-exclusion principle to convert the quantum state encoded in the spin into a different charge occupation in the quantum dots, which is consecutively measured using a charge sensor.

A drawback of singlet-triplet qubits is that a magnetic field gradient is required between the two quantum dots. The design can be simplified by adding a third electron to represent a single qubit, as is the case for the exchange-only qubit and the hybrid qubit. In the exchange-only qubit, three quantum dots in a row, each containing a single electron, are used to implement a single qubit [47–52]. Using the pairwise exchange interaction between the middle quantum dot and one of the outer quantum dots, single qubit rotations can be obtained around two axes at a 120° angle. In Ref. [50], exchange operations with a tunable duration from 0.01 μ s to 1 μ s have been measured around both axes, while obtaining a coherence time of $T_2^* = 2.3$ μ s in purified silicon. Proposals exist to implement two-qubit gates using only the exchange interactions between the quantum dots [47, 52].

In the hybrid qubit, the three electrons are placed in only two quantum dots, thereby simplifying the gate geometries and fabrication [6, 53–57]. Single-qubit rotations around different axes are also obtained by suddenly pulsing the gates. In this way, π -rotations in less than 100 ps have been demonstrated and coherence times of $T_2^* \sim 10$ ns have been achieved [6]. For the two-qubit gates, it has been shown that in theory fewer exchange-interactions are required between two double quantum dots than in the case of the exchange-only qubit [53].

2.4. Controller specifications

Table 1 summarizes the electrical signals required for the different qubit technologies to drive the various gate oper-

Table 1: Summary of the various signals required to implement the various gate operations in different qubit technologies.




Technology	T_2^*	1-Qubit gate	2-Qubit gate	Qubit read-out	DC-Biasing
Superconducting qubits (Transmons)	2.5 μ s	 ~ 6 GHz 20 ns		 7-8 GHz, ~ 1 μ s	flux-bias current
Single-electron spin qubits in a quantum dot	120 μ s	 13-40 GHz ~ 1 μ s	 ~ 100 ns		gate voltage
Single-electron spin qubits in a donor system	160 μ s	 30-50 GHz ~ 1 μ s	 ~ 100 ns		gate voltage
Singlet-triplet qubit	700 ns	 ~ 1 ns	 ~ 1 μ s		gate voltage
Exchange-only qubit	2.3 μ s	 10 ns ...1 μ s	Sequence of pulses between different quantum dots		gate voltage
Hybrid qubit	< 10 ns	 ~ 100 ps	Sequence of pulses between different quantum dots		gate voltage

Table 2: Example specifications for a π -rotation on a single-electron spin qubit for a fidelity of 99.9%.

Frequency inaccuracy	11 kHz
Phase noise	-106 dBc/Hz at 1 MHz offset, -20 dB/dec slope
Wideband additive noise	7.1 nV/ $\sqrt{\text{Hz}}$
Phase inaccuracy	0.64 $^\circ$
Amplitude inaccuracy	14 μ V on 2.0 mV amplitude
Amplitude noise	SNR = -40 dB
Duration inaccuracy	3.6 ns on 500 ns nominal duration
Timing jitter	3.6 ns _{rms}

ations and to be acquired for the read-out. In general, it is sufficient for the electronic controller to generate electrical voltage pulses in baseband, e.g. for single and two-qubit gates in singlet-triplet qubits, or at microwave frequency, e.g. for single-qubit gates for transmons. Likewise, the read-out electronics must demodulate pulses at baseband or at microwave frequencies. In addition, but not shown in Table 1, the electronics must bias the quantum hardware appropriately, i.e. provide stable voltage bias for all gates in spin-based systems and provide accurate current for the flux bias for transmons.

On top of providing the required functionalities, the properties of the driving signals must be tightly controlled, both in terms of accuracy in the frequency, the amplitude and the duration, and in terms of low electrical noise levels, in order not to degrade the inherent *fidelity* of the qubits. The fidelity specifies how accurately an intended operation is performed. As the fidelity achieved in current qubit technologies is too low for algorithm execution, quantum error correction (QEC [10]) can be used to improve the fidelity by encoding the quantum state on a larger number of physical qubits. QEC requires a minimum fidelity

of the physical qubits and employs continuous cycles of qubit measurement with feedback control. Since feedback must be applied well within the qubit coherence timescale for QEC to be effective, fast qubit measurements and low controller latency are required. However, most state-of-the-art experiments do not apply QEC and feedback control, and, as a result, long measurement times (< 1 ms) are typically used to allow filtering of the noise and thereby increase the read-out fidelity in semiconductor qubits. For this reason, Table 1 does not report measurement times for semiconductor qubits, although QEC would ask for a read-out time in the order of 100 ns - 1 μ s. The control fidelity is inherently limited by non-idealities in the quantum processor, but can be further limited by non-idealities in the applied control signals.

The effect of signal non-idealities can be either simulated [58] or analytically evaluated [59, 60]. As an example, the sources of inaccuracy and the related specifications of the microwave pulse that achieves a 99.9% fidelity for a π -rotation on a single-electron spin qubit are shown in Table 2. These have been derived using the methods outlined in Ref. [60]. Although a fidelity of 99.9% has




Figure 3: Example of a setup used for superconducting transmon qubits [17].

only recently been achieved in several qubit technologies, such fidelity level would be the absolute minimum for QEC [10] thereby representing the absolute minimum specifications that should be targeted. It is important to note that the sensitivity to non-idealities in certain signal properties can be reduced by several techniques, such as pulse shaping [61], dynamical decoupling [62], and by performing the qubit gates in a different operating point that is e.g. less sensitive to charge noise [63].

Furthermore, constraints on the electrical interface are also set by qubit idling, i.e. the periods during which no operation is performed on a qubit that must just preserve its quantum state. Examples are the noise level on the gates of an idle spin-based qubit and the crosstalk on an idle qubit while a microwave signal is driving the single-qubit rotation of a neighbouring qubit. However, the signal specifications are generally more relaxed during idle periods than when performing an operation. For example, the gate bias voltage fixing the exchange interaction for spin qubits must be accurate during the qubit operation, but during idling a lower accuracy can be tolerated, as long as the interaction is sufficiently low [28]. Nonetheless, if the idle time is much longer than the operation time, specifications driven by idling can become significant.

Surprisingly, the electrical requirements for each qubit technology have not yet been systematically analyzed, resulting in quantum-computing experimentalists to simply overdesign their electronic setups, as described in the following section. The interested reader is referred to Ref. [60] for a complete analysis of the electrical specification for single-electron spin qubits, which shows a methodology that can in principle be adapted to any qubit technology.

3. Review of State-of-the-Art Controllers

In this section, we will show how state-of-the-art experimental setups generate the control signals and acquire the read-out signals, as required by existing quantum processors.

3.1. Superconducting Qubits

Fig. 3 shows the experimental setup used in Ref. [17] to control a five-qubit transmon chip. A flux-bias line for each transmon is biased with a DC current to set the frequency of the respective qubit.

For two-qubit gates, pulses on the flux lines are generated by an arbitrary waveform generator (AWG, here the 4-channel 1.2 GS/s Tektronix AWG5014), and added to the DC component via wideband 50-Ω bias-tees. For single-qubit gates, microwave signals need to be applied to the input port of the respective cavity. The microwave carrier from a vector signal generator (VSG, here the Agilent E8257D) can be I/Q modulated by an AWG to generate the required DRAG pulses, e.g. for qubit D_b in Fig. 3. Additionally, the AWG can also provide a single-sideband modulation to drive a qubit at a frequency different from the carrier frequency provided by the VSG, as shown for all other qubits in Fig. 3.

The tones required for qubit read-out are generated in the same way, and all resulting carriers are combined before entering the cryogenic refrigerator. However, for the read-out, the carrier generated by the VSG is also fed into the acquisition circuit to down-convert the signal received from the cavity. A Josephson parametric amplifier (JPA [64]) at base temperature and a cryogenic low-noise amplifier (LNA [65]) are used to improve the signal-to-noise




Figure 4: Example of a setup used for single-electron spin qubits in quantum dots (image taken from Ref. [25]).

ratio (SNR) to allow for shorter measurement times. The pump signal required by the JPA is provided by a VSG. Additional gain stages are used at room temperature before down-converting the signal and digitizing it using a high-speed ADC card. Additional demodulation and signal processing is performed on a PC.

In addition to the components described above, several attenuators and filters are used at different temperature stages of the refrigerator both to minimize the heat conducted through the cables to the cryogenic chamber and to reduce the noise.

3.2. Semiconductor Qubits

Due to the similarities in the different semiconductor qubit setups, we will only consider a setup for single-electron spin qubits in quantum dots, and note where other implementations differ. Fig. 4 shows the experimental setup used in Ref. [25] to control a two-qubit single-electron spin-qubit chip.

Similar as for superconducting qubits, DC biasing of the quantum processor's various gates is required. While not shown in Fig. 4, all gates, including the top gates and the ones for the SET charge sensor, are connected to the proper DC voltage generator.

The microwave signals required for the single-qubit gates are again generated by a VSG (the Keysight E8267D) which is modulated using an AWG (the Tektronix 5014C). Additional pulse modulation (PM) control

is implemented to turn on the microwave carrier generation only when required to minimize signal leakage during idle periods.

The voltage pulses on the gates, as required for qubit initialization, read-out and two-qubit gates, are provided by an AWG connected to the gate via a low-pass filter and a bias-tee. The pulse generation of this AWG is controlled using an external trigger provided by the master AWG that ensures proper synchronization.

For the multiple-electron spin qubits that leverage the high operation speeds offered by the exchange interaction, the speed of an AWG might be insufficient to provide pulses that are short enough or have sufficient timing resolution for accurate operations. In that case, dedicated pulse generators can be used, e.g. the Agilent 81134A pulse pattern generator [6].

For the read-out, the impedance of either an SET (as in Fig. 4) or a QPC is modulated by the qubit state, and can be directly read by measuring the device current when biased at a fixed voltage (Fig. 4) [66, 67]. The applied signal conditioning consists of (cryogenic) amplification and filtering, before the signal is digitized. Unfortunately, the bandwidth and hence the speed of this measurement is limited by the capacitive parasitics due to the wiring connecting the quantum device to the amplifiers. Alternatively, RF reflectometry is also commonly used to increase the bandwidth of the charge-sensor impedance measurement [69, 70]. An example using this method is shown in

Table 3: Comparison of tailor-made room-temperature controllers.

Controller	Qin, 2017 [74]	Fu, 2017 [75]	Ryan, 2017 [76]	Salathe, 2018 [77]	Lin, 2018 [78]	Ofek, 2016 [79]
FPGA	Virtex-7	Cyclone V	Virtex-6	Virtex-4	Xilinx	Virtex-6
Host interface	USB 2.0	USB	1 Gb Ethernet		1 Gb Ethernet	PCIe
Peripherals	2 x TDC	2 x 200 MS/s 8-bit ADC	2 x 1 GS/s 12-bit ADC	1 x 100 MS/s 14-bit ADC		2 x 1 GS/s ADC
	12 x pulse generator	8 x marker outputs	2 x 1 GS/s 16-bit DAC		2 x 2 GS/s 16-bit DAC	2 x 1 GS/s DAC
Slave modules	1 DAC board	3 AWG modules	up to 9 APS2 modules			
with each:	2 x 1 GS/s 16-bit DAC	2 x 200 MS/s 14-bit DAC	2 x 1.2 GS/s 14-bit DAC			
			4 x marker outputs			
Latency	-	80 ns (AWG only)	428 ns (+ 110 ns cabling)	283 ns (+ 69 ns cabling)		200 ns

warmer stages to the colder ones, together with the power dissipated in the various signal attenuators, adds to the thermal load of the dilution fridge, thus increasing the requirements on its cooling power. Lastly, because of the mere size of the typical dilution fridge and because of the large number of bulky instruments, the cables are long enough to cause delays that cannot be neglected in any case. For instance, a 1-meter cable results in a round-trip time of ~ 10 ns, which can be comparable to the duration of the quantum operations (Table 1).

In order to limit the wiring complexity, two main approaches (or a combination of them) can be embraced [28, 80]: multiplexing the control and read-out signals over a reduced set of wires (Section 5.2) and/or move the electronic interface closer to the qubits and operate it at cryogenic temperatures (Section 5.3).

5. Scalable Electronic Controller

5.1. Tailor-made room-temperature controllers

Recently, various tailor-made quantum-processor controllers have been developed [74–79], as urged by the demand for highly integrated and flexible solutions for the rapidly evolving quantum processors. To maximize flexibility, these solutions generally use a reconfigurable Field-Programmable Gate Array (FPGA) at their core. Low delay is of utmost importance for quantum algorithms requiring feedback control. Direct processing of the read-out and control signals in an FPGA has a significant advantage in terms of latency compared to any software solution, while keeping the flexibility of in-field programmability. In addition, integrating the full controller around an FPGA eases the synchronization of the various components. A list of controllers and their capabilities is shown in Table 3. Additionally, commercial general-purpose instruments are evolving to fulfill the needs of quantum control, e.g. the Quantum Researchers Toolkit by Keysight offers a scalable modular control platform with a latency below 150 ns [81] and Zurich Instruments’ series of HDAWGs a latency below 50 ns [82].

All electronic interfaces employ an FPGA as the main controller, and include hardware for both the generation of signals and analog-to-digital converters (ADC) to digitize the read-out signals. Such hardware can be either tailor-made and assembled on separate slave boards or comprise general-purpose instruments as in the setups described in Section 3. Processing of the read-out signals is performed

in the FPGA. In general, this includes signal demodulation, filtering, decimation, signal integration and state discrimination. Special techniques can be used to bring down the latency, such as using frequency-selective kernels to combine the demodulation, filtering and integration in a single processing stage [76], or using digital mixing and multiplier-less filters [77].

On the control side, additional functionality can be added on top of straightforward digital-to-analog converters (DAC), such as micro-operations [75]. The Arbitrary Pulse Sequencer (APS2) proposed in Ref. [76] provides additional direct digital synthesis (DDS) to implement single-sideband modulation, thus allowing multiple qubits to be controlled by a single VSG. To control the frequency offset and keep track of the qubit phase, multiple numerically controlled oscillators (NCOs) are implemented in the FPGAs.

One common feature of the controllers in Table 3 is operation at room temperature, resulting in additional latency. Furthermore, these controllers still do not fully replace all required hardware for qubit interfacing, e.g. microwave signal generation is not included.

5.2. Multiplexing solutions

Multiplexing can help in reducing the number of wires, but comes with additional constraints as summarized in this section for time-division and frequency-division multiplexing.

Time-division multiplexing. In the simplest multiplexing form, the same line is alternately connected to different qubits by means of a switch (TDMA). In the control architecture proposed in Ref. [83], calibrated control waveforms are applied to a single line (‘prime-line’) that is switched over multiple qubits depending on the addressing information supplied by another set of lines (‘address-line’). The proposed switch matrix is controlled by an FPGA operating at 4 K and placed at the base-temperature stage of the dilution fridge (20 mK). Switches can be implemented with either GaAs HEMTs or a proposed capacitive switch. In addition to the basic on/off switching, phase and amplitude modulation can also be implemented in the switch matrix by tuning the impedance of each switch [83]. This allows for the generation of specific signals from a limited set of waveforms provided from room temperature, thus representing the simplest example of a cryogenic electronic controller. Similarly, a Vector Switch Matrix (VSM) operating at room temperature is proposed in Ref. [84] to

switch single-qubit-gate control pulses over multiple transmons. Additional electronics included with each switch enables the tuning of both the phase and amplitude so that the signals to each qubit can be individually calibrated to take into account qubit fabrication inhomogeneity. In order to further reduce the number of lines, the address can be sent over a serial interface [80].

In Ref. [85], the addressing scheme is extended to a 2D array using word and bit lines as in classical memories. A crossbar addressing scheme, similar to the use of word and bit lines, can theoretically also be directly used to control a large grid of qubits without the need for additional devices like switches, as proposed in Ref. [28, 86]. While this is an effective method to reduce the amount of interconnects, it requires a certain level of homogeneity in the qubit grid to obtain sufficiently accurate operations.

Time-division multiplexing may require the terminals of the quantum devices to remain floating for a given period. In order to keep such a terminal properly biased, as required e.g. for gates in spin qubits, a sample-and-hold capacitor can be used to store the bias voltage at the gate and must be only periodically refreshed, similar to a DRAM cell (Fig. 6) [85, 87, 88]. However, typically a relatively bulky capacitor in the order of 100 fF is required to achieve low enough voltage fluctuations, limited by either charge quantization or sampling noise [28].

While time-division multiplexing increases the scalability of the system, it strongly limits the amount of parallelism in the execution of quantum gates. As a result, not only the execution of the quantum algorithm becomes longer, but also the qubits will be idle for extended periods of time during which decoherence takes place, as discussed in details in Ref. [80], thereby affecting the qubit fidelity. Furthermore, such multiplexing often requires a switch for each terminal of the quantum device. For qubits demanding a small pitch, such as spin qubits requiring ~ 100 nm pitch between quantum dots, integrating even a single switching device, i.e. a transistor, per qubit will be extremely challenging, as the needed density for the switching devices is higher than what is currently offered by the most advanced CMOS technologies [89].




Figure 6: Gate biasing using a local storage element and time division multiplexed access via word and bit lines (image taken from Ref. [28]).

Frequency-division multiplexing. In case of frequency-division multiple access (FDMA), different frequency bands on the same line are allocated for simultaneous use of different sub-blocks. As each individual superconducting transmon can be designed and tuned to a different resonance frequency at which it is sensitive (Section 2), frequency multiplexing can be directly used for control. In Fig. 3, the read-out of different transmons also uses a different frequency band thanks to the use of different read-out resonators tuned to different frequencies and coupled to the same on-chip transmission line [90].

Similarly, for single-qubit gates, single-electron spin qubits are only sensitive to signals at a given frequency, which is determined by the externally applied magnetic field. Frequency differences among neighbouring qubits, as required for FDMA, can be introduced using the Stark shift [26, 31] or by generating magnetic-field gradients by integrating on-chip micromagnets [24, 25]. For an RF-reflectometry-based read-out, the use of FDMA is straightforward thanks to matching networks tuned to different frequencies [70], as shown in Fig. 5.

In order to limit the crosstalk between different channels, sufficient inter-channel frequency spacing is required. In case of qubit control, the crosstalk causes the AC-Stark shift, i.e. the qubit frequency appears to shift in the presence of signal power at a nearby frequency. As a result, either complex pulse shaping is required [91], or the channels have to be time multiplexed with the addition of a simple phase correction for all idling qubits after each operation [17]. Because of practical limitations on the available spectrum, and the need for sufficient channel spacing, a maximum number of channels of only 10-100 is expected [92]. Besides crosstalk, the application of frequency multiplexing in large-scale processors may be limited by the need for large frequency-selective components, such as waveguide resonators for transmons and matching networks in RF-reflectometry of spin qubits, although for the read-out this may be alleviated by crossbar approaches [28].

5.3. Cryogenic Controllers

In order to further reduce the wiring complexity and latency, placing the electronic controller close to the qubits, and hence operating it at cryogenic temperatures inside the dilution refrigerator, has been proposed [28, 92–97]. Ideally, the electronics should operate directly at base temperature next to the quantum processor. However, as the cooling power of typical refrigerators is lower at colder temperatures [98], only limited functionality could be implemented at sub-K temperatures. Some researchers anticipate that the power dissipation of the electronics can be reduced to a level compatible with the cooling power of existing refrigerators at sub-K temperatures, thanks to optimization of both the design and the microelectronic fabrication. Although Ref. [96] estimates that ~ 100 singlet-triplet qubits can be controlled by electronics fabricated in a commercial 65-nm CMOS process operating at 100 mK, most researchers advocate for the largest section of the




Figure 7: Implementing the controller inside the dilution refrigerator can significantly reduce the wiring complexity.

electronic interface to operate around 4 K (Fig. 7), i.e. a temperature at which dilution refrigerators have significantly more cooling power (up to a few Watt). However, while a controller at 4 K solves the problems related to the wiring to room temperature, interfacing to a quantum processor operating at sub-K temperatures remains a challenge. Relatively high-power electronics could be placed close to the quantum processor if thermally-isolating interconnect (such as superconducting through-silicon vias [99]) could be employed to avoid heating up the qubits. Using superconducting wires between the 4-K electronics and the quantum processor would drastically reduce the heat load on the sub-K stage [100, 101], but would not alleviate complexity and reliability issues, which could otherwise be circumvented by multiplexing at base temperature (Section 5.2). Alternatively, preliminary studies promise the feasibility of some qubit technologies, spin qubits more specifically, operating at higher temperatures [29]. In that case, both the quantum processor and its electronic interface could be placed at the same temperature (1-4 K) [28].

Several electronic technologies have proven their functionality down to deep cryogenic temperatures, and can hence be used to implement the controller. These include JFET, HEMT, superconducting devices based on Josephson junctions (e.g. single flux quantum logic, SFQ [102]), compound semiconductors (e.g. GaAs) and CMOS transistors [103, 104]. CMOS has shown functionality down to 30 mK [105, 106], and it is the most advanced among these technologies. Thanks to the push of the semiconductor industry, CMOS offers an established design automation infrastructure and the possibility to integrate billions of transistors on a single chip, as would be required to interface millions of qubits. Consequently, it is generally considered the most promising choice for the integration of a cryogenic electronic interface for quantum processors.

MOS transistors are fully functional at cryogenic temperatures, but their performance is different with respect to its standard temperature range. Improvements appearing at cryogenic temperatures include increased mobility, and hence larger maximum current, higher subthreshold

slope, lower leakage and lower thermal noise [107, 108]. As a drawback, the threshold voltage increases, thus leading to less voltage headroom, and flicker noise performance and device matching degrade [97, 109]. As a major difference with respect to more mature CMOS technologies, advanced nanometer CMOS technologies are not affected by critical cryogenic non-idealities, such as current kink or hysteresis [107, 110]. However, accurate device modelling is required even for nanometer CMOS technologies to enable the design of complex optimized cryogenic CMOS (cryo-CMOS) circuits [93, 107].

Nevertheless, some commercial CMOS integrated circuits (IC) are functional at cryogenic temperatures, well below their target temperature range. Most notably, some FPGAs remain fully functional down to 4 K with marginal change in operating speed [111], and even DRAM seems functional down to 80 K [112]. The FPGAs could form the basis of a highly reconfigurable cryogenic control platform [94], similar to the current tailor-made controller at room temperature (Section 5.1). The ability to program the device in the field can prevent expensive and time-consuming warm-up/cool-down cycles of the dilution fridge during development. In Ref. [111], the flexibility of a cryogenic FPGA platform has been demonstrated with the implementation of an FPGA-based reconfigurable ADC.

While some commercial ICs can be directly used out of the box, the best performance and highest level of integration can only be achieved by custom cryo-CMOS designs. Several components required for the control and read-out of a quantum processor have been designed and optimized for operation at cryogenic temperatures. In Ref. [113], pulse generators for qubit control using either a mixed-signal or a fully-digital implementation have been integrated in a 500-nm Silicon-on-Sapphire (SOS) CMOS process. Both implementations can generate pulses with variable duration down to 10 ns. In Ref. [114], a 6-bit DAC designed in the same technology uses an analog calibration technique to overcome the increase in device mismatch at 4 K. A smaller 4-bit implementation demonstrates a fast rise time of 600 ps at 4.2 K [114]. A 40-nm CMOS digitally controlled oscillator for signal generation at cryogenic temperature has demonstrated state-of-the-art phase-noise performance at 4 K while generating frequencies (5.5-7 GHz) compatible with transmon control [97].

For the read-out, an LNA fabricated in a 500-nm SOS CMOS process shows noise sufficiently low to measure the impedance of an SET in a measurement time of only ~ 520 ns [115]. Another LNA, integrated in a bulk 160-nm CMOS technology for the use in an RF-reflectometry read-out achieves a gain of 57 dB and bandwidth of 500 MHz at 4 K with an in-band noise figure of 0.1 dB (7 K noise temperature) [97].

Besides these circuits, which are specifically designed for qubit control and read-out, various circuits operating at cryogenic temperatures exist for applications ranging from space missions to high-energy-physics, but are out of the scope of this review. Furthermore, while cryo-CMOS has

many advantages, other technologies show superior performance in terms of noise (e.g. SiGe) or power consumption (e.g. SFQs) and could be a better alternative, e.g. for the use in LNAs and FPGAs [102], respectively. In fact, co-integration of a quantum processor and classical controller has already been demonstrated for an SFQ-based controller [116].

6. Conclusions

While state-of-the-art setups are well capable of fulfilling the requirements set by the different quantum technologies, they are subject to severe limitations when quantum processors will scale up. By using tailor-made electronic controllers at room temperature, the cost, size and power consumption can be reduced, while also enabling optimization for low-latency feedback. However, to obtain a truly scalable quantum computer, the interconnect complexity between the quantum processor and the electronic interface must be drastically reduced. While multiplexing techniques are effective in this sense, they still present a number of stringent drawbacks. On the contrary, the adoption of cryogenic electronics promises the deployment of truly scalable controllers. These cryogenic controllers can be implemented in standard CMOS technologies in order to exploit large-scale high-yield fabrication, thus allowing the ultimate vision of co-integrating the electronic interface with the qubits on a single chip, or, at least, to operate the electronics in close proximity to the quantum processor. Initial steps have already been taken in this direction, thus paving the way to large-scale cryo-CMOS electronic interfaces that will make the operation of future quantum computers addressing real world-changing problems possible.

Acknowledgments

The authors would like to thank Intel Corp. for funding this project.

References

- [1] K. M. Svore, M. Troyer, The quantum future of computation, *Computer* 49 (9) (2016) 21–30.
- [2] E. Gibney, Physics: Quantum computer quest, *Nature News* 516 (7529) (2014) 24.
- [3] M. Reiher, N. Wiebe, K. M. Svore, D. Wecker, M. Troyer, Elucidating reaction mechanisms on quantum computers, *Proceedings of the National Academy of Sciences* (2017) 201619152.
- [4] N. Langford, R. Sagastizabal, M. Kounalakis, C. Dickel, A. Bruno, F. Luthi, D. Thoen, A. Endo, L. DiCarlo, Experimentally simulating the dynamics of quantum light and matter at deep-strong coupling, *Nature communications* 8 (1) (2017) 1715.
- [5] C. Dickel, How to make artificial atoms out of electrical circuits – Part II: Circuit quantum electrodynamics and the transmon (Aug 2017).
URL <http://blog.qutech.nl/index.php/2017/08/13/how-to-make-artificial-atoms-out-of-electrical-circuits-part-ii-circuit-quantum-electrodynamics-and-the-transmon/>
- [6] D. Kim, Z. Shi, C. Simmons, D. Ward, J. Prance, T. S. Koh, J. K. Gamble, D. Savage, M. Lagally, M. Friesen, et al., Quantum control and process tomography of a semiconductor quantum dot hybrid qubit, *Nature* 511 (7507) (2014) 70.
- [7] IBM Research, IBM builds its most powerful universal quantum computing processors (May 2017).
URL <http://www-03.ibm.com/press/us/en/pressrelease/52403.wss>
- [8] J. Kelly, R. Barends, A. Fowler, A. Megrant, E. Jeffrey, T. White, D. Sank, J. Mutus, B. Campbell, Y. Chen, et al., State preservation by repetitive error detection in a superconducting quantum circuit, *Nature* 519 (7541) (2015) 66–69.
- [9] T. Monz, P. Schindler, J. T. Barreiro, M. Chwalla, D. Nigg, W. A. Coish, M. Harlander, W. Hänsel, M. Hennrich, R. Blatt, 14-qubit entanglement: Creation and coherence, *Physical Review Letters* 106 (13) (2011) 130506.
- [10] A. G. Fowler, M. Mariantoni, J. M. Martinis, A. N. Cleland, Surface codes: Towards practical large-scale quantum computation, *Physical Review A* 86 (3) (2012) 032324.
- [11] D. P. DiVincenzo, et al., The physical implementation of quantum computation, *arXiv preprint quant-ph/0002077*.
- [12] J. Koch, M. Y. Terri, J. Gambetta, A. A. Houck, D. Schuster, J. Majer, A. Blais, M. H. Devoret, S. M. Girvin, R. J. Schoelkopf, Charge-insensitive qubit design derived from the Cooper pair box, *Physical Review A* 76 (4) (2007) 042319.
- [13] L. DiCarlo, J. Chow, J. Gambetta, L. S. Bishop, B. Johnson, D. Schuster, J. Majer, A. Blais, L. Frunzio, S. Girvin, et al., Demonstration of two-qubit algorithms with a superconducting quantum processor, *Nature* 460 (7252) (2009) 240.
- [14] R. Barends, J. Kelly, A. Megrant, A. Veitia, D. Sank, E. Jeffrey, T. C. White, J. Mutus, A. G. Fowler, B. Campbell, et al., Superconducting quantum circuits at the surface code threshold for fault tolerance, *Nature* 508 (7497) (2014) 500.
- [15] J. M. Chow, J. M. Gambetta, E. Magesan, D. W. Abraham, A. W. Cross, B. Johnson, N. A. Masluk, C. A. Ryan, J. A. Smolin, S. J. Srinivasan, et al., Implementing a strand of a scalable fault-tolerant quantum computing fabric, *Nature communications* 5 (2014) 4015.
- [16] E. Jeffrey, D. Sank, J. Mutus, T. White, J. Kelly, R. Barends, Y. Chen, Z. Chen, B. Chiaro, A. Dunsworth, et al., Fast accurate state measurement with superconducting qubits, *Physical review letters* 112 (19) (2014) 190504.
- [17] D. Ristè, S. Poletto, M.-Z. Huang, A. Bruno, V. Vesterinen, O.-P. Saira, L. DiCarlo, Detecting bit-flip errors in a logical qubit using stabilizer measurements, *Nature communications* 6 (2015) 6983.
- [18] M. Reagor, C. B. Osborn, N. Tezak, A. Staley, G. Prawiroatmodjo, M. Scheer, N. Alidoust, E. A. Sete, N. Didier, M. P. da Silva, et al., Demonstration of universal parametric entangling gates on a multi-qubit lattice, *Science advances* 4 (2) (2018) eaao3603.
- [19] F. Motzoi, J. M. Gambetta, P. Rebentrost, F. K. Wilhelm, Simple pulses for elimination of leakage in weakly nonlinear qubits, *Physical review letters* 103 (11) (2009) 110501.
- [20] D. C. McKay, C. J. Wood, S. Sheldon, J. M. Chow, J. M. Gambetta, Efficient z gates for quantum computing, *Physical Review A* 96 (2) (2017) 022330.
- [21] J. M. Chow, A. Córcoles, J. M. Gambetta, C. Rigetti, B. Johnson, J. A. Smolin, J. Rozen, G. A. Keefe, M. B. Rothwell, M. B. Ketchen, et al., Simple all-microwave entangling gate for fixed-frequency superconducting qubits, *Physical review letters* 107 (8) (2011) 080502.
- [22] J. M. Chow, J. M. Gambetta, A. W. Cross, S. T. Merkel, C. Rigetti, M. Steffen, Microwave-activated conditional-phase gate for superconducting qubits, *New Journal of Physics* 15 (11) (2013) 115012.
- [23] J. Kelly, A Preview of Bristlecone, Google’s New Quantum Processor (2018).
URL <https://ai.googleblog.com/2018/03/a-preview-of->

- [bristlecone-googles-new.html](#)
- [24] E. Kawakami, P. Scarlino, D. Ward, F. Braakman, D. Savage, M. Lagally, M. Friesen, S. Coppersmith, M. Eriksson, L. Vandersypen, Electrical control of a long-lived spin qubit in a Si/SiGe quantum dot, *Nature nanotechnology* 9 (9) (2014) 666.
 - [25] T. Watson, S. Philips, E. Kawakami, D. Ward, P. Scarlino, M. Veldhorst, D. Savage, M. Lagally, M. Friesen, S. Coppersmith, et al., A programmable two-qubit quantum processor in silicon, *Nature* 555 (7698) (2018) 633.
 - [26] M. Veldhorst, J. Hwang, C. Yang, A. Leenstra, B. de Ronde, J. Dehollain, J. Muhonen, F. Hudson, K. M. Itoh, A. Morello, et al., An addressable quantum dot qubit with fault-tolerant control-fidelity, *Nature nanotechnology* 9 (12) (2014) 981.
 - [27] R. Maurand, X. Jehl, D. Kotekar-Patil, A. Corna, H. Bohuslavskiy, R. Laviéville, L. Hutin, S. Barraud, M. Vinet, M. Sanquer, et al., A CMOS silicon spin qubit, *Nature communications* 7 (2016) 13575.
 - [28] L. Vandersypen, H. Bluhm, J. Clarke, A. Dzurak, R. Ishihara, A. Morello, D. Reilly, L. Schreiber, M. Veldhorst, Interfacing spin qubits in quantum dots and donors—hot, dense, and coherent, *npj Quantum Information* 3 (1) (2017) 34.
 - [29] L. Petit, J. Boter, H. Eenink, G. Droulers, M. Tagliaferri, R. Li, D. Franke, K. Singh, J. Clarke, R. Schouten, et al., Spin lifetime and charge noise in hot silicon quantum dot qubits, *arXiv preprint arXiv:1803.01774*.
 - [30] K. Nowack, M. Shafiei, M. Laforest, G. Prawiroatmodjo, L. Schreiber, C. Reichl, W. Wegscheider, L. Vandersypen, Single-shot correlations and two-qubit gate of solid-state spins, *Science* 333 (6047) (2011) 1269–1272.
 - [31] M. Veldhorst, C. Yang, J. Hwang, W. Huang, J. Dehollain, J. Muhonen, S. Simmons, A. Laucht, F. Hudson, K. M. Itoh, et al., A two-qubit logic gate in silicon, *Nature* 526 (7573) (2015) 410.
 - [32] D. Loss, D. P. DiVincenzo, Quantum computation with quantum dots, *Physical Review A* 57 (1) (1998) 120.
 - [33] J. Elzerman, R. Hanson, L. W. Van Beveren, B. Witkamp, L. Vandersypen, L. P. Kouwenhoven, Single-shot read-out of an individual electron spin in a quantum dot, *nature* 430 (6998) (2004) 431.
 - [34] K. Ono, D. Austing, Y. Tokura, S. Tarucha, Current rectification by Pauli exclusion in a weakly coupled double quantum dot system, *Science* 297 (5585) (2002) 1313–1317.
 - [35] J. Colless, A. Mahoney, J. Hornibrook, A. Doherty, H. Lu, A. Gossard, D. Reilly, Dispersive readout of a few-electron double quantum dot with fast RF gate sensors, *Physical review letters* 110 (4) (2013) 046805.
 - [36] J. J. Pla, K. Y. Tan, J. P. Dehollain, W. H. Lim, J. J. Morton, D. N. Jamieson, A. S. Dzurak, A. Morello, A single-atom electron spin qubit in silicon, *Nature* 489 (7417) (2012) 541.
 - [37] J. J. Pla, K. Y. Tan, J. P. Dehollain, W. H. Lim, J. J. Morton, F. A. Zwanenburg, D. N. Jamieson, A. S. Dzurak, A. Morello, High-fidelity readout and control of a nuclear spin qubit in silicon, *Nature* 496 (7445) (2013) 334.
 - [38] R. Kalra, A. Laucht, C. D. Hill, A. Morello, Robust two-qubit gates for donors in silicon controlled by hyperfine interactions, *Physical Review X* 4 (2) (2014) 021044.
 - [39] J. T. Muhonen, J. P. Dehollain, A. Laucht, F. E. Hudson, R. Kalra, T. Sekiguchi, K. M. Itoh, D. N. Jamieson, J. C. McCallum, A. S. Dzurak, et al., Storing quantum information for 30 seconds in a nanoelectronic device, *Nature nanotechnology* 9 (12) (2014) 986.
 - [40] J. Levy, Universal quantum computation with spin-1/2 pairs and heisenberg exchange, *Physical Review Letters* 89 (14) (2002) 147902.
 - [41] J. R. Petta, A. C. Johnson, J. M. Taylor, E. A. Laird, A. Yacoby, M. D. Lukin, C. M. Marcus, M. P. Hanson, A. C. Gossard, Coherent manipulation of coupled electron spins in semiconductor quantum dots, *Science* 309 (5744) (2005) 2180–2184.
 - [42] S. Foletti, H. Bluhm, D. Mahalu, V. Umansky, A. Yacoby, Universal quantum control of two-electron spin quantum bits using dynamic nuclear polarization, *Nature Physics* 5 (12) (2009) 903.
 - [43] B. M. Maune, M. G. Borselli, B. Huang, T. D. Ladd, P. W. Deelman, K. S. Holabird, A. A. Kiselev, I. Alvarado-Rodriguez, R. S. Ross, A. E. Schmitz, et al., Coherent singlet-triplet oscillations in a silicon-based double quantum dot, *Nature* 481 (7381) (2012) 344.
 - [44] M. D. Shulman, O. E. Dial, S. P. Harvey, H. Bluhm, V. Umansky, A. Yacoby, Demonstration of entanglement of electrostatically coupled singlet-triplet qubits, *Science* 336 (6078) (2012) 202–205.
 - [45] X. Wu, D. R. Ward, J. Prance, D. Kim, J. K. Gamble, R. Mohr, Z. Shi, D. Savage, M. Lagally, M. Friesen, et al., Two-axis control of a singlet–triplet qubit with an integrated micromagnet, *Proceedings of the National Academy of Sciences* 111 (33) (2014) 11938–11942.
 - [46] J. M. Nichol, L. A. Orona, S. P. Harvey, S. Fallahi, G. C. Gardner, M. J. Manfra, A. Yacoby, High-fidelity entangling gate for double-quantum-dot spin qubits, *npj Quantum Information* 3 (1) (2017) 3.
 - [47] D. P. DiVincenzo, D. Bacon, J. Kempe, G. Burkard, K. B. Whaley, Universal quantum computation with the exchange interaction, *Nature* 408 (6810) (2000) 339.
 - [48] á. Gaudreau, G. Granger, A. Kam, G. Aers, S. Studenikin, P. Zawadzki, M. Pioro-Ladriere, Z. Wasilewski, A. Sachrajda, Coherent control of three-spin states in a triple quantum dot, *Nature Physics* 8 (1) (2012) 54.
 - [49] J. Medford, J. Beil, J. Taylor, S. Bartlett, A. Doherty, E. Rashba, D. DiVincenzo, H. Lu, A. Gossard, C. M. Marcus, Self-consistent measurement and state tomography of an exchange-only spin qubit, *Nature nanotechnology* 8 (9) (2013) 654.
 - [50] K. Eng, T. D. Ladd, A. Smith, M. G. Borselli, A. A. Kiselev, B. H. Fong, K. S. Holabird, T. M. Hazard, B. Huang, P. W. Deelman, et al., Isotopically enhanced triple-quantum-dot qubit, *Science Advances* 1 (4) (2015) e1500214.
 - [51] Y.-P. Shim, C. Tahan, Charge-noise-insensitive gate operations for always-on, exchange-only qubits, *Physical Review B* 93 (12) (2016) 121410.
 - [52] F. Setiawan, H.-Y. Hui, J. Kestner, X. Wang, S. D. Sarma, Robust two-qubit gates for exchange-coupled qubits, *Physical Review B* 89 (8) (2014) 085314.
 - [53] Z. Shi, C. Simmons, J. Prance, J. K. Gamble, T. S. Koh, Y.-P. Shim, X. Hu, D. Savage, M. Lagally, M. Eriksson, et al., Fast hybrid silicon double-quantum-dot qubit, *Physical review letters* 108 (14) (2012) 140503.
 - [54] T. S. Koh, J. K. Gamble, M. Friesen, M. Eriksson, S. Coppersmith, Pulse-gated quantum-dot hybrid qubit, *Physical review letters* 109 (25) (2012) 250503.
 - [55] Z. Shi, C. Simmons, D. R. Ward, J. Prance, X. Wu, T. S. Koh, J. K. Gamble, D. Savage, M. Lagally, M. Friesen, et al., Fast coherent manipulation of three-electron states in a double quantum dot, *Nature communications* 5 (2014) 3020.
 - [56] E. Ferraro, M. De Michielis, G. Mazzeo, M. Fanciulli, E. Prati, Effective Hamiltonian for the hybrid double quantum dot qubit, *Quantum information processing* 13 (5) (2014) 1155–1173.
 - [57] D. Kim, D. R. Ward, C. B. Simmons, D. E. Savage, M. G. Lagally, M. Friesen, S. N. Coppersmith, M. A. Eriksson, High-fidelity resonant gating of a silicon-based quantum dot hybrid qubit, *Npj Quantum Information* 1 (2015) 15004.
 - [58] J. van Dijk, A. Vladimirescu, M. Babaie, E. Charbon, F. Sebastiano, A co-design methodology for scalable quantum processors and their classical electronic interface, in: *Design, Automation & Test in Europe Conference & Exhibition (DATE)*, 2018, IEEE, 2018, pp. 573–576.
 - [59] H. Ball, W. D. Oliver, M. J. Biercuk, The role of master clock stability in quantum information processing, *npj Quantum Information* 2 (2016) 16033.
 - [60] J. P. van Dijk, E. Kawakami, R. N. Schouten, M. Veldhorst, L. M. Vandersypen, M. Babaie, E. Charbon, F. Sebastiano,

- The impact of classical control electronics on qubit fidelity, arXiv preprint arXiv:1803.06176.
- [61] N. Khaneja, T. Reiss, C. Kehlet, T. Schulte-Herbrüggen, S. J. Glaser, Optimal control of coupled spin dynamics: design of NMR pulse sequences by gradient ascent algorithms, *Journal of magnetic resonance* 172 (2) (2005) 296–305.
 - [62] G. S. Uhrig, Keeping a quantum bit alive by optimized π -pulse sequences, *Physical Review Letters* 98 (10) (2007) 100504.
 - [63] F. Martins, F. K. Malinowski, P. D. Nissen, E. Barnes, S. Fallahi, G. C. Gardner, M. J. Manfra, C. M. Marcus, F. Kuemmeth, Noise suppression using symmetric exchange gates in spin qubits, *Physical review letters* 116 (11) (2016) 116801.
 - [64] F. Mallet, F. R. Ong, A. Palacios-Laloy, F. Nguyen, P. Bertet, D. Vion, D. Esteve, Single-shot qubit readout in circuit quantum electrodynamics, *Nature Physics* 5 (11) (2009) 791.
 - [65] Low Noise Factory, 4-8 GHz Cryogenic Low Noise Amplifier (1 2013).
 - [66] L. Vandersypen, J. Elzerman, R. Schouten, L. Willems van Beveren, R. Hanson, L. Kouwenhoven, Real-time detection of single-electron tunneling using a quantum point contact, *Applied Physics Letters* 85 (19) (2004) 4394–4396.
 - [67] I. Vink, T. Nooltgedagt, R. Schouten, L. Vandersypen, W. Wegscheider, Cryogenic amplifier for fast real-time detection of single-electron tunneling, *Applied Physics Letters* 91 (12) (2007) 123512.
 - [68] E. A. Laird, J. M. Taylor, D. P. DiVincenzo, C. M. Marcus, M. P. Hanson, A. C. Gossard, Coherent spin manipulation in an exchange-only qubit, *Physical Review B* 82 (7) (2010) 075403.
 - [69] D. Reilly, C. Marcus, M. Hanson, A. Gossard, Fast single-charge sensing with a RF quantum point contact, *Applied Physics Letters* 91 (16) (2007) 162101.
 - [70] J. Hornibrook, J. Colless, A. Mahoney, X. Croot, S. Blavilain, H. Lu, A. Gossard, D. Reilly, Frequency multiplexing for readout of spin qubits, *Applied Physics Letters* 104 (10) (2014) 103108.
 - [71] Tektronix, Arbitrary Waveform Generators AWG5000 Series Data Sheet (3 2017).
 - [72] Keysight Technologies, E8267D PSG Vector Signal Generator (2 2016).
 - [73] J. Yoneda, K. Takeda, T. Otsuka, T. Nakajima, M. Delbecq, G. Allison, T. Honda, T. Kodaera, S. Oda, Y. Hoshi, et al., A > 99.9%-fidelity quantum-dot spin qubit with coherence limited by charge noise.
 - [74] X. Qin, Z. Shi, Y. Xie, L. Wang, X. Rong, W. Jia, W. Zhang, J. Du, An integrated device with high performance multi-function generators and time-to-digital converters, *Review of Scientific Instruments* 88 (1) (2017) 014702.
 - [75] X. Fu, M. Rol, C. Bultink, J. van Someren, N. Khammassi, I. Ashraf, R. Vermeulen, J. De Sterke, W. Vlothuizen, R. Schouten, et al., An experimental microarchitecture for a superconducting quantum processor, in: *Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture*, ACM, 2017, pp. 813–825.
 - [76] C. A. Ryan, B. R. Johnson, D. Ristè, B. Donovan, T. A. Ohki, Hardware for dynamic quantum computing, *Review of Scientific Instruments* 88 (10) (2017) 104703.
 - [77] Y. Salathé, P. Kurpiers, T. Karg, C. Lang, C. K. Andersen, A. Akin, S. Krinner, C. Eichler, A. Wallraff, Low-latency digital signal processing for feedback and feedforward in quantum computing and communication, *Physical Review Applied* 9 (3) (2018) 034011.
 - [78] J. Lin, F.-T. Liang, Y. Xu, L.-H. Sun, C. Guo, S.-K. Liao, C.-Z. Peng, High Performance and Scalable AWG for Superconducting Quantum Computing, arXiv preprint arXiv:1806.03660.
 - [79] N. Ofek, A. Petrenko, R. Heeres, P. Reinhold, Z. Leghtas, B. Vlastakis, Y. Liu, L. Frunzio, S. M. Girvin, L. Jiang, et al., Demonstrating quantum error correction that extends the lifetime of quantum information, arXiv preprint arXiv:1602.04768.
 - [80] J. E. Levy, M. S. Carroll, A. Ganti, C. A. Phillips, A. J. Landahl, T. M. Gurrieri, R. D. Carr, H. L. Stalford, E. Nielsen, Implications of electronics constraints for solid-state quantum error correction and quantum circuit failure probability, *New Journal of Physics* 13 (8) (2011) 083021.
 - [81] Keysight Technologies, Quantum Researchers Toolkit + Labber (8 2017).
 - [82] Zurich Instruments, HDAWG Arbitrary Waveform Generator (2018).
URL <https://www.zhinst.com/products/hdawg#specification>
 - [83] J. Hornibrook, J. Colless, I. C. Lamb, S. Pauka, H. Lu, A. Gossard, J. Watson, G. Gardner, S. Fallahi, M. Manfra, et al., Cryogenic control architecture for large-scale quantum computing, *Physical Review Applied* 3 (2) (2015) 024010.
 - [84] S. Asaad, C. Dickel, N. K. Langford, S. Poletto, A. Bruno, M. A. Rol, D. Deurloo, L. DiCarlo, Independent, extensible control of same-frequency superconducting qubits by selective broadcasting, *npj Quantum Information* 2 (2016) 16029.
 - [85] M. Veldhorst, H. Eenink, C. Yang, A. Dzurak, Silicon CMOS architecture for a spin-based quantum computer, *Nature communications* 8 (1) (2017) 1766.
 - [86] R. Li, L. Petit, D. Franke, J. Dehollain, J. Helsen, M. Steudtner, N. Thomas, Z. Yoscovits, K. Singh, S. Wehner, et al., A crossbar network for silicon quantum dot qubits, arXiv preprint arXiv:1711.03807.
 - [87] R. Puddy, L. Smith, H. Al-Taie, C. Chong, I. Farrer, J. Griffiths, D. A. Ritchie, M. J. Kelly, M. Pepper, C. G. Smith, Multiplexed charge-locking device for large arrays of quantum devices, *Applied Physics Letters* 107 (14) (2015) 143501.
 - [88] S. Schaal, S. Barraud, J. Morton, M. F. Gonzalez-Zalba, Conditional dispersive readout of a CMOS single-electron memory cell, *Physical Review Applied* 9 (5) (2018) 054016.
 - [89] S.-Y. Wu, C. Lin, M. Chiang, J. Liaw, J. Cheng, S. Yang, C. Tsai, P. Chen, T. Miyashita, C. Chang, et al., A 7nm CMOS platform technology featuring 4 th generation FinFET transistors with a 0.027 μm 2 high density 6-T SRAM cell for mobile SoC applications, in: *Electron Devices Meeting (IEDM)*, 2016 IEEE International, IEEE, 2016, pp. 2–6.
 - [90] M. Jerger, S. Poletto, P. Macha, U. Hübner, E. Il'ichev, A. V. Ustinov, Frequency division multiplexing readout and simultaneous manipulation of an array of flux qubits, *Applied Physics Letters* 101 (4) (2012) 042604.
 - [91] M. Steffen, L. M. Vandersypen, I. L. Chuang, Simultaneous soft pulses applied at nearby frequencies, *Journal of Magnetic Resonance* 146 (2) (2000) 369 – 374.
URL <http://www.sciencedirect.com/science/article/pii/S1090780700921785>
 - [92] D. J. Reilly, Engineering the quantum-classical interface of solid-state qubits, *npj Quantum Information* 1 (2015) 15011.
 - [93] F. Sebastiano, H. Homulle, B. Patra, R. Incandela, J. van Dijk, L. Song, M. Babaie, A. Vladimirescu, E. Charbon, Cryo-CMOS electronic control for scalable quantum computing, in: *Design Automation Conference (DAC)*, 2017 54th ACM/EDAC/IEEE, IEEE, 2017, pp. 1–6.
 - [94] I. Conway Lamb, J. Colless, J. Hornibrook, S. Pauka, S. Waddy, M. Frechtling, D. Reilly, An FPGA-based instrumentation platform for use at deep cryogenic temperatures, *Review of Scientific Instruments* 87 (1) (2016) 014701.
 - [95] S. R. Ekanayake, T. Lehmann, A. S. Dzurak, R. G. Clark, Quantum bit controller and observer circuits in SOS-CMOS technology for gigahertz low-temperature operation, in: *Nanotechnology*, 2007. IEEE-NANO 2007. 7th IEEE Conference on, IEEE, 2007, pp. 1283–1287.
 - [96] C. Degenhardt, L. Geck, A. Kruth, P. Vliex, S. van Waasen, CMOS based scalable cryogenic Control Electronics for Qubits, in: *Rebooting Computing (ICRC)*, 2017 IEEE International Conference on, IEEE, 2017, pp. 1–4.
 - [97] B. Patra, R. M. Incandela, J. P. Van Dijk, H. A. Homulle, L. Song, M. Shahmohammadi, R. B. Staszewski, A. Vladimirescu, M. Babaie, F. Sebastiano, et al., Cryo-CMOS Circuits and Systems for Quantum Computing Applications,

- IEEE Journal of Solid-State Circuits.
- [98] BlueFors Cryogenics, XLD Series.
URL <http://www.bluefors.com/newsite/index.php/xld-series1>
 - [99] M. Vahidpour, W. O'Brien, J. T. Whyland, J. Angeles, J. Marshall, D. Scarabelli, G. Crossman, K. Yadav, Y. Mohan, C. Bui, et al., Superconducting through-silicon vias for quantum integrated circuits, arXiv preprint arXiv:1708.02226.
 - [100] T. Tighe, G. Akerling, A. Smith, Cryogenic packaging for multi-ghz electronics, IEEE transactions on applied superconductivity 9 (2) (1999) 3173–3176.
 - [101] H. van Weers, G. Kunkel, M. Lindeman, M. Leeman, Niobium flex cable for low temperature high density interconnects, Cryogenics 55 (2013) 1–4.
 - [102] N. K. Katam, O. A. Mukhanov, M. Pedram, Superconducting magnetic field programmable gate array, IEEE Transactions on Applied Superconductivity 28 (2) (2018) 1–12.
 - [103] J. D. Cressler, H. A. Mantooth, Extreme environment electronics, CRC Press, 2013.
 - [104] R. Kirschman, Survey of low-temperature electronics, in: Workshop on Low-Temp. Electronics WOLTE11, 2014.
 - [105] S. R. Ekanayake, T. Lehmann, A. S. Dzurak, R. G. Clark, A. Brawley, Characterization of SOS-CMOS FETs at low temperatures for the design of integrated circuits for quantum bit control and readout, IEEE Transactions on Electron Devices 57 (2) (2010) 539–547.
 - [106] E. Charbon, F. Sebastiano, A. Vladimirescu, H. Homulle, S. Visser, L. Song, R. M. Incandela, Cryo-CMOS for quantum computing, in: Electron Devices Meeting (IEDM), 2016 IEEE International, IEEE, 2016, pp. 13–5.
 - [107] R. Incandela, L. Song, H. Homulle, F. Sebastiano, E. Charbon, A. Vladimirescu, Nanometer CMOS characterization and compact modeling at deep-cryogenic temperatures, in: Solid-State Device Research Conference (ESSDERC), 2017 47th European, IEEE, 2017, pp. 58–61.
 - [108] H. Homulle, L. Song, E. Charbon, F. Sebastiano, The Cryogenic Temperature Behavior of Bipolar, MOS, and DT MOS Transistors in Standard CMOS, IEEE Journal of the Electron Devices Society 6 (1) (2018) 263–270.
 - [109] N. C. Dao, A. El Kass, C. T. Jin, P. H. Leong, Impact of Series Resistance on Bulk CMOS Current Matching Over the 5–300K Temperature Range, IEEE Electron Device Letters 38 (7) (2017) 847–850.
 - [110] A. Beckers, F. Jazaeri, C.ENZ, Characterization and Modeling of 28 nm Bulk CMOS Technology down to 4.2 K, IEEE Journal of the Electron Devices Society.
 - [111] H. Homulle, S. Visser, B. Patra, G. Ferrari, E. Prati, F. Sebastiano, E. Charbon, A reconfigurable cryogenic platform for the classical control of quantum processors, Review of Scientific Instruments 88 (4) (2017) 045103.
 - [112] S. S. Tannu, D. M. Carmean, M. K. Qureshi, Cryogenic-DRAM based memory system for scalable quantum computers: a feasibility study, in: Proceedings of the International Symposium on Memory Systems, ACM, 2017, pp. 189–195.
 - [113] S. R. Ekanayake, T. Lehmann, A. S. Dzurak, R. G. Clark, Qubit control-pulse generator circuits for operation at cryogenic temperatures, in: Nanotechnology, 2008. NANO'08. 8th IEEE Conference on, IEEE, 2008, pp. 472–475.
 - [114] M. T. Rahman, T. Lehmann, A Self-Calibrated Cryogenic Current Cell for 4.2 K Current Steering D/A Converters, IEEE Transactions on Circuits and Systems II: Express Briefs 64 (10) (2017) 1152–1156.
 - [115] K. Das, T. Lehmann, Low power fast cryogenic CMOS circuit for digital readout of single electron transistor, in: Circuits and Systems (MWSCAS), 2011 IEEE 54th International Midwest Symposium on, IEEE, 2011, pp. 1–4.
 - [116] E. Leonard Jr, M. A. Beck, J. Nelson, B. G. Christensen, T. Thorbeck, C. Howington, A. Opremcak, I. V. Pechenezhskiy, K. Dodge, N. P. Dupuis, et al., Digital coherent control of a superconducting qubit, arXiv preprint arXiv:1806.07930.