Elsevier

Fuzzy Sets and Systems

Volume 132, Issue 2, 1 December 2002, Pages 261-272
Fuzzy Sets and Systems

Very fast rate 2-input fuzzy processor for high energy physics

https://doi.org/10.1016/S0165-0114(02)00122-7Get rights and content

Abstract

The paper explains the design and the realization of a small size high-speed fuzzy processor. The processor goal is to give more flexibility to the front-end electronics for high-energy physics experiments. The chip can be applied as a general purpose data analyzer; particularly for analyzing and reducing on-line the data coming from detectors. The application of a fuzzy processor to this field allows rejecting redundant data in a very short time. The design of the fuzzy processor has been done using VHDL language; it is cell-based and has been implemented with Alcatel 0.35μm CMOS VLSI technology. The chip architecture is pipelined with a clock frequency of 133MHz; consequently the processing rate is 30ns since only four active rules are processed. The chip size is 3mm2 and the total power consumption is 200mW with 3, 3V of voltage supply.

References (20)

  • H. Dekhissi

    Fragmentation studies of 158GeV Pb ions using CR39 nuclear track detectors

    Nucl. Phys. A

    (2000)
  • D.R. Lovell

    Feature selection using expected attainable discrimination

    Pattern Recognition Lett.

    (1998)
  • ALICE collaboration, Technical Design Report ALICE Muon Spectrometer, CERN/LHCC 99-22, ALICE TDR 5,...
  • A. Barriga, et al., A design methodology for application specific fuzzy integrated circuits, Proc. 5th IEEE Internat....
  • I. Baturone

    Mixed-signal design of a fully parallel fuzzy processor

    Electron. Lett.

    (1998)
  • O. Cordon, et al., Selecting fuzzy-rule-based classification systems with specific reasoning methods using genetic...
  • R. d'Amore

    A two-input, one-output bit-scalable architecture for fuzzy processors

    IEEE Design Test Comput.

    (2001)
  • D. Falchieri, et al., Applications to high energy physics experiments of a fast rate 2-input fuzzy processor, Internat....
  • A. Gabrielli, et al., VLSI fuzzy chip design for fast processing, Neural Network World, International on Neural and...
  • A. Gabrielli, et al., Very fast VLSI fuzzy processor: 2 Inputs 1 Output, EMACS European Microelectronics Application...
There are more references available in the full text version of this article.

Cited by (21)

  • Design of a memristor based fuzzy processor

    2018, AEU - International Journal of Electronics and Communications
  • Defuzzification block: New algorithms, and efficient hardware and software implementation issues

    2013, Engineering Applications of Artificial Intelligence
    Citation Excerpt :

    As shown in Fig. 1f, the weights (αi) are the degree of memberships or heights of the output MFs. As this method benefits an easy and straightforward hardware implementation with respect to other existing methods, most of the existing fuzzy processors use the WPA method or one of its instances in their defuzzification block (Ascia and Catania, 2000; Falchieri et al., 2002; Gaona et al., 2003; D'Amore, 2000; D'Amore et al., 2001). This is an ad-hoc method which is introduced by Lancaster and Wierman (2003).

  • Implementation of a parallel fuzzy system in the FPGA circuit

    2016, Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
  • Performance evaluation of a fuzzy processor

    2013, 2013 4th International Conference on Computing, Communications and Networking Technologies, ICCCNT 2013
View all citing articles on Scopus
View full text