Short CommunicationArray size anomaly of problem-size independent systolic arrays for matrix-vector multiplication*
References (17)
- et al.
Wafer-scale integration and two-level pipelined implementation of systolic arrays
J. Parallel Dist. Comput.
(1984) Semisystolic array implementation of circular, skew circular, and linear convolutions
IEEE Trans. Comput.
(1985)- et al.
Partitioned matrix algorithms for VLSI arithmetic systems
IEEE Trans. Comput.
(1982) Let's design algorithms for VLSI systems
Notes on VLSI computation
Why systolic architectures?
Computer
(1982)- et al.
Systolic arrays (for VLSI)
- et al.
A two-level pipelined systolic array for convolutions
There are more references available in the full text version of this article.
Cited by (6)
Matrix-vector multiplication on a fixed-size linear systolic array
2000, Computers and Mathematics with ApplicationsFast parallel algorithms for forecasting
1997, Computers and Mathematics with ApplicationsDesigning of processor-time optimal systolic arrays for band matrix-vector multiplication
1996, Computers and Mathematics with ApplicationsComputing correlation and convolution on bidirectional linear systolic array
2005, Neural, Parallel and Scientific ComputationsSystolic implementation of nonlinear transformation of two sequences
2003, 6th International Conference on Telecommunications in Modern Satellite, Cable and Broadcasting Service, TELSIKS 2003 - ProceedingsA family of bidirectional systolic arrays for matrix-vector multiplication
2002, Proceedings of the International Conference on Modern Problems of Radio Engineering, Telecommunications and Computer Science, TCSET 2002
- *
This research was supported in part by the National Science Council of ROC under contract NSC-79-0408-E011-05.
Copyright © 1991 Published by Elsevier B.V.