Efficient fracturing of all angle shaped VLSI mask pattern data
Section snippets
George Pelz was born in Wuppertal, West Germany, on December 16, 1962. He received the Diplom degree in Computer Science from the University of Dortmund, West Germany, 1988. Presently he is working at the Fraunhofer Institute of Microelectronic Circuits and Systems. His interests of research include computational geometry and VLSI layout design and verification. George Pelz is member of the Institute of Electrical and Electronics Engineers and the society of computer science (Gesellschaft für
References (20)
- et al.
An algorithm for polygon conversion to boxes for VLSI layouts
Integration, the VLSI Journal
(1988) - et al.
Applications of computational geometry to VLSI layout pattern design
Integration, the VLSI Journal
(1987) - et al.
Technique to fill a polygon with rectangles
IBM Tech. Disc. Bull.
(1977) - et al.
Technique to fill a complex polygon with rectangles
IBM Tech. Disc. Bull.
(1977) - et al.
Computational geometry algorithms
- et al.
Patterngenerator mit Excimer-Laser (in german)
VDI Berichte
(1986) - et al.
Covering regions by rectangles
SIAM J. Algebraic Disc. Meth.
(12/1981) - et al.
Time-efficient VLSI artwork analysis algorithms in GOALIE2
IEEE Trans. on CAD of Integrated Circuits and Systems
(6/1989) - et al.
An algorithm for constructing regions by rectangles: independence and minimum generating sets for collections of intervals
- et al.
Multiple flash overlap defect in photomasks
Cited by (0)
George Pelz was born in Wuppertal, West Germany, on December 16, 1962. He received the Diplom degree in Computer Science from the University of Dortmund, West Germany, 1988. Presently he is working at the Fraunhofer Institute of Microelectronic Circuits and Systems. His interests of research include computational geometry and VLSI layout design and verification. George Pelz is member of the Institute of Electrical and Electronics Engineers and the society of computer science (Gesellschaft für Informatik).
Volker Meyer zu Bexten was born in Hannover, West Germany, on July 15, 1962. In 1988 he received the Diplom degree in Computer Science from the University of Dortmynd, West Germany. He is presently working at the Fraunhofer Institute of Microelectronic Circuits and Systems. His area of reseach interests are computational geometry, VLSI layout verification and high-level synthesis. Mr. Meyer zu Bexten is member of the Institute of Electrical and Electronics Engineers.