The intelligent approach to register-transfer level synthesis

https://doi.org/10.1016/S0954-1810(96)00027-1Get rights and content

Abstract

This paper describes a VHDL high-level synthesis system HLS/BIT with the emphasis on its register-transfer level (RTL) binding and technology mapping subsystem that adopts an intelligent technique to build the intelligent binding component library (IBCL). The component instantiated mechanism and the knowledge-based approach to RTL technology mapping are also presented.

References (5)

  • M.R.C.M. Berkelaar et al.

    Technology mapping for standard-cell generators

    ICCAD

    (Nov., 1988)
  • N.D. Dutt et al.

    Bridging high-level synthesis to RTL technology libraries

There are more references available in the full text version of this article.

Cited by (0)

View full text